Datasheet Texas Instruments THS5641AIDW — 数据表

8位100MSPS数模转换器（DAC）28-SOIC -40至85

数据表

PDF, 915 Kb, 修订版: A, 档案已发布: Sep 25, 2002

从文件中提取

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

Architecture	Current Source
DAC Channels	1
Interface	Parallel CMOS
Interpolation	1x
Operating Temperature Range	-40 to 85 C
Package Group	SOIC
Package Size: mm2:W x L	28SOIC: 184 mm2: 10.3 x 17.9(SOIC) PKG
Power Consumption(Typ)	100 mW
Rating	Catalog
Resolution	8 Bits
SFDR	55 dB
Sample / Update Rate	100 MSPS

RoHS

Compliant

Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
- 下载

下载
Wideband Complementary Current Output DAC Single-Ended Interface
PDF, 597 Kb, 档案已发布: Jun 21, 2005
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
下载
Noise Analysis for High Speed Op Amps (Rev. A)
PDF, 256 Kb, 修订版: A, 档案已发布: Jan 17, 2005
As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

系列: THS5641A (6)

THS5641AIDW THS5641AIDWG4 THS5641AIDWR THS5641AIPW THS5641AIPWG4 THS5641AIPWR

Semiconductors > Data Converters > Digital-to-Analog Converters (DACs) > High Speed DACs (>10MSPS)