Datasheet Texas Instruments DAC5675MPHPEP — 数据表

增强型产品14位400Msps数模转换器48-HTQFP -55至125

数据表

PDF, 1.1 Mb, 修订版: A, 档案已发布: Oct 24, 2006

从文件中提取

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Architecture	Current Sink
DAC Channels	1
DNL(Max)	2 +/-LSB
Gain Error(Max)	10 %FSR
INL(Max)	4 +/-LSB
Interface	Parallel LVDS
Operating Temperature Range	-55 to 125 C
Output Range Max.	20 mA
Output Range Min.	2 mA
Output Type	Current
Package Group	HTQFP
Package Size: mm2:W x L	48HTQFP: 81 mm2: 9 x 9(HTQFP) PKG
Power Consumption(Typ)	820 mW
Rating	HiRel Enhanced Product
Reference: Type	Int
Resolution	14 Bits
SFDR	77 dB
Sample / Update Rate	400 MSPS
Settling Time	0.012 µs

RoHS

Compliant

Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
- 下载

下载
Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
PDF, 2.3 Mb, 档案已发布: Jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
下载
CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
PDF, 424 Kb, 档案已发布: Jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers

系列: DAC5675-EP (4)

Semiconductors > Space & High Reliability > Data Converter > Digital to Analog Converters