Datasheet Texas Instruments CAVC2T45TDCURQ1 — 数据表

制造商	Texas Instruments
系列	SN74AVC2T45-Q1
零件号	CAVC2T45TDCURQ1

具有配置电压转换和三态8-VSSOP -40至125的汽车双位双电源总线收发器

数据表

下载

PDF, 792 Kb, 档案已发布: Jun 30, 2010

从文件中提取

价格

状态

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

打包

Pin	8
Package Type	DCU
Industry STD Term	VSSOP
JEDEC Code	R-PDSO-G
Package QTY	3000
Carrier	LARGE T&R
Device Marking	SBUI
Width (mm)	2
Length (mm)	2.3
Thickness (mm)	.85
Pitch (mm)	.5
Max Height (mm)	.9
Mechanical Data	下载

参数化

3-State Output	Yes
Bits	2
F @ Nom Voltage(Max)	100 Mhz
Gate Type	TRANSCEIVER
ICC @ Nom Voltage(Max)	0.01 mA
Logic	True
Operating Temperature Range	-40 to 125 C
Output Drive (IOL/IOH)(Max)	12/-12 mA
Package Group	VSSOP
Package Size: mm2:W x L	8VSSOP: 6 mm2: 3.1 x 2(VSSOP) PKG
Rating	Automotive
Schmitt Trigger	No
Special Features	IOFF,Dual Supply,Translation
Sub-Family	Dual Supply Translator
Technology Family	AVC
VCC(Max)	3.6 V
VCC(Min)	1.2 V
Voltage(Nom)	1.2,1.5,1.8,2.5,3.3 V
tpd @ Nom Voltage(Max)	3.1,2.6,2.4,2.2 ns

生态计划

RoHS

Compliant

设计套件和评估模块

Evaluation Modules & Boards: AVCLVCDIRCNTRL-EVM
Generic EVM for Direction-Controlled Bidirectional Translation Device Supporting AVC and LVC
Lifecycle Status: Active (Recommended for new designs)
- 下载
Evaluation Modules & Boards: LMK04616EVM
LMK04616 Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
- 下载
Evaluation Modules & Boards: LMK04610EVM
LMK04610 Ultra Low-Noise and Low Power JESD204B Compliant Clock Jitter Cleaner With Dual PLLs EVM
Lifecycle Status: Active (Recommended for new designs)
- 下载

应用须知

下载
Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)
PDF, 126 Kb, 修订版: B, 档案已发布: Jul 7, 1999
Texas Instruments (TI[TM]) next-generation logic is called the Advanced Very-low-voltage CMOS (AVC) family. The AVCfamily features TI?s Dynamic Output Control (DOC[TM]) circuit (patent pending). DOC circuitry automatically lowers the outputimpedance of the circuit at the beginning of a signal transition, providing enough current to achieve high signaling speeds, thensubsequently raises the i
下载
AVC Logic Family Technology and Applications (Rev. A)
PDF, 148 Kb, 修订版: A, 档案已发布: Aug 26, 1998
Texas Instruments (TI?) announces the industry?s first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. TI?s next-generation logic is the Advanced Very-low-voltage CMOS (AVC) family. Although optimized for 2.5-V systems, AVC logic supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. The AVC family features TI?s Dynamic Output Control (
下载
Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)
PDF, 390 Kb, 修订版: B, 档案已发布: Apr 30, 2015
下载
16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
PDF, 895 Kb, 修订版: B, 档案已发布: May 22, 2002
TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
下载
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, 修订版: A, 档案已发布: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati

模型线

系列: SN74AVC2T45-Q1 (1)

CAVC2T45TDCURQ1

制造商分类

Semiconductors > Logic > Little Logic