Datasheet Texas Instruments SN74LVC1G00DRLR — 数据表
制造商 | Texas Instruments |
系列 | SN74LVC1G00 |
零件号 | SN74LVC1G00DRLR |
单2输入正与非门5-SOT-5X3 -40至125
数据表
SN74LVC1G00 Single 2-Input Positive-NAND Gate datasheet
PDF, 1.5 Mb, 修订版: AB, 档案已发布: Apr 23, 2014
从文件中提取
价格
状态
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | Yes |
打包
Pin | 5 | 5 |
Package Type | DRL | DRL |
Industry STD Term | SOT-5X3 | SOT-5X3 |
JEDEC Code | R-PDSO-N | R-PDSO-N |
Package QTY | 4000 | 4000 |
Carrier | LARGE T&R | LARGE T&R |
Device Marking | CAR | CA7 |
Width (mm) | 1.2 | 1.2 |
Length (mm) | 1.6 | 1.6 |
Thickness (mm) | .55 | .55 |
Pitch (mm) | .5 | .5 |
Max Height (mm) | .6 | .6 |
Mechanical Data | 下载 | 下载 |
参数化
3-State Output | No |
Bits | 1 |
F @ Nom Voltage(Max) | 150 Mhz |
Gate Type | NAND |
ICC @ Nom Voltage(Max) | 0.01 mA |
Logic | True |
Operating Temperature Range | -40 to 125,-40 to 85 C |
Output Drive (IOL/IOH)(Max) | 32/-32 mA |
Package Group | SOT-5X3 |
Package Size: mm2:W x L | 5SOT-5X3: 3 mm2: 1.6 x 1.6(SOT-5X3) PKG |
Rating | Catalog |
Schmitt Trigger | No |
Special Features | Ioff,down translation to Vcc,Small DPW package,low power |
Sub-Family | NAND Gate |
Technology Family | LVC |
VCC(Max) | 5.5 V |
VCC(Min) | 1.65 V |
Voltage(Nom) | 1.8,2.5,3.3,5 V |
tpd @ Nom Voltage(Max) | 9,5.5,4.7,4 ns |
生态计划
RoHS | Compliant |
应用须知
- NanoStarв„ў & NanoFreeв„ў 300Ојm Solder Bump WCSP ApplicationPDF, 749 Kb, 档案已发布: Feb 2, 2004
The NanoStarв„ў Wafer Chip-Scale Package (WCSP) is a family of bare die packages developed for applications that require the smallest possible package. WCSP provides electrical interconnection via solder spheres attached to the die and is aligned with JEDEC package standard MOв€’211. NanoStarв„ў, with advanced materials engineering technology, has demonstrated excellent board level rel - Designing and Manufacturing with TI's X2SON PackagesPDF, 134 Kb, 档案已发布: Aug 23, 2017
- LVC Characterization InformationPDF, 114 Kb, 档案已发布: Dec 1, 1996
This document provides characterization information about low-voltage logic (LVL) that operates from a 3.3-V power supply. It addresses the issues of interfacing to 5-V logic ac performance power considerations input and output characteristics and signal integrity for this family of devices. - Use of the CMOS Unbuffered Inverter in Oscillator CircuitsPDF, 796 Kb, 档案已发布: Nov 6, 2003
CMOS devices have a high input impedance high gain and high bandwidth. These characteristics are similar to ideal amplifier characteristics and hence a CMOS buffer or inverter can be used in an oscillator circuit in conjunction with other passive components. Now CMOS oscillator circuits are widely used in high-speed applications because they are economical easy to use and take significantly
模型线
系列: SN74LVC1G00 (20)
- SN74LVC1G00DBVR SN74LVC1G00DBVRE4 SN74LVC1G00DBVRG4 SN74LVC1G00DBVT SN74LVC1G00DBVTE4 SN74LVC1G00DBVTG4 SN74LVC1G00DCKR SN74LVC1G00DCKRE4 SN74LVC1G00DCKRG4 SN74LVC1G00DCKT SN74LVC1G00DCKTE4 SN74LVC1G00DCKTG4 SN74LVC1G00DPWR SN74LVC1G00DRLR SN74LVC1G00DRLRG4 SN74LVC1G00DRY2 SN74LVC1G00DRYR SN74LVC1G00DSF2 SN74LVC1G00DSFR SN74LVC1G00YZPR
制造商分类
- Semiconductors > Logic > Little Logic