Datasheet Texas Instruments LMH7220MK/NOPB — 数据表

LVDS输出6-SOT-23-THIN的高速比较器-40至125

数据表

PDF, 1.1 Mb, 修订版: E, 档案已发布: May 2, 2013

从文件中提取

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

Input Bias Current (+/-)(Max)	5000 nA
Iq per channel(Max)	10 mA
Number of Channels	1
Operating Temperature Range	-40 to 125 C
Output Type	LVDS
Package Group	SOT-23-THIN
Package Size: mm2:W x L	6SOT-23-THIN: 8 mm2: 2.8 x 2.9(SOT-23-THIN) PKG
Propagation Delay Time	0.0029 uS
Rail-to-Rail	No
Rating	Catalog
Special Features	N/A
VICR(Max)	9.8 V
VICR(Min)	0.2 V
Vos (Offset Voltage @ 25C)(Max)	9.5 mV
Vs(Max)	12 V
Vs(Min)	2.7 V

RoHS

Compliant

Evaluation Modules & Boards: LMH730220
Evaluation Board for High-Speed Single LVDS Comparator in the 6-Pin TSOT Package
Lifecycle Status: Active (Recommended for new designs)
- 下载

下载
Generating Precision Clocks for Time- Interleaved ADCs
PDF, 680 Kb, 档案已发布: Aug 2, 2007
下载
Interface Circuits for TIA/EIA-644 (LVDS) (Rev. B)
PDF, 69 Kb, 修订版: B, 档案已发布: Sep 16, 2002
This design note provides information concerning the designing of TIA/EIA-644 interface circuits. The TIA/EIA-644 standard is discussed including electrical characteristics, interconnections, line termination, and noise immunity. Finally, eye patterns are used to measure the effects of signal distortion, noise, signal attenuation, and the resultant intersymbol interference (ISI) in a data transmis
下载
Interfacing Different Logic with LVDS Receivers
PDF, 197 Kb, 档案已发布: May 14, 2001
This application report provides explanations and design considerations for interfacing RS-422, differential current mode logic (CML), differneital emitter coupled logic (ECL), and single-ended drivers with low-voltage differential signal (LVDS) receivers.

系列: LMH7220 (2)