Datasheet Texas Instruments ADS5121IGHK — 数据表
制造商 | Texas Instruments |
系列 | ADS5121 |
零件号 | ADS5121IGHK |
八通道,10位,40MSPS模数转换器(ADC)257-BGA MICROSTAR -40至85
数据表
8-channel, 10-Bit, 40MSPS, 1.8V CMOS ANALOG-TO-DIGITAL CONVERTER datasheet
PDF, 490 Kb, 修订版: D, 档案已发布: May 18, 2006
从文件中提取
价格
状态
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | No |
打包
Pin | 257 |
Package Type | GHK |
Industry STD Term | BGA MICROSTAR |
JEDEC Code | S-PBGA-N |
Package QTY | 90 |
Carrier | JEDEC TRAY (10+1) |
Device Marking | ADS5121IGHK |
Width (mm) | 16 |
Length (mm) | 16 |
Thickness (mm) | .9 |
Pitch (mm) | .8 |
Max Height (mm) | 1.4 |
Mechanical Data | 下载 |
参数化
# Input Channels | 8 |
Analog Input BW | 22 MHz |
Architecture | Pipeline |
DNL(Max) | 1 +/-LSB |
DNL(Typ) | 0.4 +/-LSB |
ENOB | 9.5 Bits |
INL(Max) | 1.5 +/-LSB |
INL(Typ) | 0.6 +/-LSB |
Input Buffer | No |
Input Range | 1 Vp-p |
Interface | Parallel CMOS |
Operating Temperature Range | -40 to 85 C |
Package Group | BGA MICROSTAR |
Package Size: mm2:W x L | 257BGA MICROSTAR: 256 mm2: 16 x 16(BGA MICROSTAR) PKG |
Power Consumption(Typ) | 500 mW |
Rating | Catalog |
Reference Mode | Ext,Int |
Resolution | 10 Bits |
SFDR | 74 dB |
SINAD | 59 dB |
SNR | 60 dB |
Sample Rate(Max) | 40 MSPS |
生态计划
RoHS | See ti.com |
设计套件和评估模块
- Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
应用须知
- Interfacing the VCA8613 with High-Speed ADCsPDF, 78 Kb, 档案已发布: Apr 5, 2005
The VCA8613 is an 8-channel variable gain amplifier ideally suited for portable and mid-range ultrasound applications. Each channel consists of a Low Noise Amplifier (LNA) and a Variable Gain Amplifier (VGA). The VGA contains two parts: a voltage-controlled attenuator (VCA) and a programmable gain amplifier (PGA). The PGA output feeds directly into an integrated 2-pole low-pass Butterworth filter. - Interfacing the VCA8617 with High-Speed ADCsPDF, 72 Kb, 档案已发布: Apr 5, 2005
The VCA8617 is an 8-channel variable gain amplifier ideally suited for portable and mid-range ultrasound applications. Each channel consists of a Low Noise Amplifier (LNA) and a Variable Gain Amplifier (VGA). The VGA contains two parts: a voltage-controlled attenuator and a programmable gain amplifier. The PGA output feeds directly into an integrated 3-pole low-pass Butterworth filter, which preve - CDCE62005 as Clock Solution for High-Speed ADCsPDF, 805 Kb, 档案已发布: Sep 4, 2008
TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements - Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)PDF, 2.0 Mb, 修订版: A, 档案已发布: May 22, 2015
- Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)PDF, 1.2 Mb, 修订版: A, 档案已发布: Jul 19, 2013
- Smart Selection of ADC/DAC Enables Better Design of Software-Defined RadioPDF, 376 Kb, 档案已发布: Apr 28, 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs. - Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)PDF, 327 Kb, 修订版: A, 档案已发布: Sep 10, 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Mb, 档案已发布: Jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Kb, 档案已发布: Jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers - Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Kb, 修订版: A, 档案已发布: Apr 16, 2015
- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Kb, 修订版: B, 档案已发布: Oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Kb, 修订版: A, 档案已发布: May 18, 2015
模型线
系列: ADS5121 (2)
- ADS5121IGHK ADS5121IZHK
制造商分类
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)