Datasheet Texas Instruments ADS8528SRGCT — 数据表

12位，8通道同步采样双极性输入ADC 64-VQFN -40至125

数据表

PDF, 1.5 Mb, 修订版: C, 档案已发布: Feb 3, 2016

从文件中提取

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

# Input Channels	8
Analog Voltage AVDD(Max)	5.5 V
Analog Voltage AVDD(Min)	4.5 V
Architecture	SAR
Digital Supply(Max)	5.5 V
Digital Supply(Min)	2.7 V
INL(Max)	0.75 +/-LSB
Input Range(Max)	12 V
Input Range(Min)	-12 V
Input Type	Single-Ended
Integrated Features	Daisy-Chainable,Oscillator
Interface	Parallel,SPI
Multi-Channel Configuration	Simultaneous Sampling
Operating Temperature Range	-40 to 125 C
Package Group	VQFN
Package Size: mm2:W x L	64VQFN: 81 mm2: 9 x 9(VQFN) PKG
Power Consumption(Typ)	335 mW
Rating	Catalog
Reference Mode	Ext,Int
Resolution	12 Bits
SINAD	73.8 dB
SNR	73.9 dB
Sample Rate (max)	650kSPS SPS
Sample Rate(Max)	0.65 MSPS
THD(Typ)	-89 dB

RoHS

Compliant

下载
ADS856x Design Challenges and Improvement Techniques for SAR Driver Circuit (Rev. A)
PDF, 11.5 Mb, 修订版: A, 档案已发布: May 18, 2015
下载
ADS8528, ADS8548, and ADS8568 Timing Considerations
PDF, 108 Kb, 档案已发布: Jun 21, 2014
下载
Determining Minimum Acquisition Times for SAR ADCs, part 2
PDF, 215 Kb, 档案已发布: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

系列: ADS8528 (4)

Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > Precision ADCs (<=10MSPS)