Datasheet Texas Instruments 66AK2E05 — 数据表

制造商	Texas Instruments
系列	66AK2E05

数据表

价格

状态

打包

参数化

Parameters / Models	66AK2E05XABD25	66AK2E05XABD4	66AK2E05XABDA25	66AK2E05XABDA4	X66AK2E05XABD25
ARM CPU	4 ARM Cortex-A15	4 ARM Cortex-A15	4 ARM Cortex-A15	4 ARM Cortex-A15	4 ARM Cortex-A15
ARM MHz, Max.	1250,1400	1250,1400	1250,1400	1250,1400	1250,1400
Applications	Avionics and Defense,Communications and Telecom,Consumer Electronics,Industrial,Medical,Security,Space	Avionics and Defense,Communications and Telecom,Consumer Electronics,Industrial,Medical,Security,Space	Avionics and Defense,Communications and Telecom,Consumer Electronics,Industrial,Medical,Security,Space	Avionics and Defense,Communications and Telecom,Consumer Electronics,Industrial,Medical,Security,Space	Avionics and Defense,Communications and Telecom,Consumer Electronics,Industrial,Medical,Security,Space
DRAM	DDR3,DDR3L	DDR3,DDR3L	DDR3,DDR3L	DDR3,DDR3L	DDR3,DDR3L
DSP	1 C66x	1 C66x	1 C66x	1 C66x	1 C66x
DSP MHz, Max.	1250,1400	1250,1400	1250,1400	1250,1400	1250,1400
EMAC	2-Port 10Gb Switch,8-Port 1Gb Switch	2-Port 10Gb Switch,8-Port 1Gb Switch	2-Port 10Gb Switch,8-Port 1Gb Switch	2-Port 10Gb Switch,8-Port 1Gb Switch	2-Port 10Gb Switch,8-Port 1Gb Switch
Hardware Accelerators	Security Accelerator,Packet Accelerator	Security Accelerator,Packet Accelerator	Security Accelerator,Packet Accelerator	Security Accelerator,Packet Accelerator	Security Accelerator,Packet Accelerator
I2C	3	3	3	3	3
On-Chip L2 Cache	4096 KB (ARM Cluster),512 KB (per C66x DSP core)	4096 KB (ARM Cluster),512 KB (per C66x DSP core)	4096 KB (ARM Cluster),512 KB (per C66x DSP core)	4096 KB (ARM Cluster),512 KB (per C66x DSP core)	4096 KB (ARM Cluster),512 KB (per C66x DSP core)
Operating Systems	Integrity,Linux,SYS/BIOS,VxWorks	Integrity,Linux,SYS/BIOS,VxWorks	Integrity,Linux,SYS/BIOS,VxWorks	Integrity,Linux,SYS/BIOS,VxWorks	Integrity,Linux,SYS/BIOS,VxWorks
Operating Temperature Range, C	0 to 85,-40 to 100	0 to 85,-40 to 100	0 to 85,-40 to 100	0 to 85,-40 to 100	0 to 85,-40 to 100
Other On-Chip Memory	2048 KB	2048 KB	2048 KB	2048 KB	2048 KB
PCI/PCIe	4 PCIe Gen2	4 PCIe Gen2	4 PCIe Gen2	4 PCIe Gen2	4 PCIe Gen2
Rating	Catalog	Catalog	Catalog	Catalog	Catalog
SPI	3	3	3	3	3
UART, SCI	2	2	2	2	2
USB	2	2	2	2	2

生态计划

应用须知

• 下载
  Power Consumption Summary for K2E System-on-Chip (SoC) Device Family
  PDF, 65 Kb, 档案已发布: Jun 14, 2017
  This application report discusses estimating the power consumption of Texas Instruments' K2Ex Digital Signal Processors (DSP) using a provided device-specific power spreadsheet. It should be noted that the power model is applicable for all silicon revisions.
• 下载
  Clocking Spreadsheet for K2E Device Family
  PDF, 22 Kb, 档案已发布: Jan 26, 2017
  This document discusses the internal clocking architecture of Texas Instruments K2Ex Digital Signal Processors (DSP) using a provided clocking spreadsheet.The 66AK2Ex and AM5K2Ex devices have similar internal clocking architecture and peripherals except the corepac. The 66AK2Ex devices have both DSP corepac and ARM corepac, whereas, the AM5K2Ex devices have ARM corepac only.Use the K
• 下载
  PCI Express (PCIe) Resource Wiki for Keystone Devices (Rev. A)
  PDF, 57 Kb, 修订版: A, 档案已发布: May 19, 2017
• 下载
  Keystone II DDR3 Initialization
  PDF, 73 Kb, 档案已发布: Jan 26, 2015
  This application report provides a step-to-step initialization guide for the Keystone II device DDR3 SDRAM controller.
• 下载
  Throughput Performance Guide for KeyStone II Devices (Rev. B)
  PDF, 866 Kb, 修订版: B, 档案已发布: Dec 22, 2015
  This application report analyzes various performance measurements of the KeyStone II family of processors. It provides a throughput analysis of the various support peripherals to different end-points and memory access.
• 下载
  Keystone II DDR3 Debug Guide
  PDF, 143 Kb, 档案已发布: Oct 16, 2015
  This guide provides tools for use when debugging a failing DDR3 interface on a KeyStone II device.
• 下载
  Power Management of KS2 Device (Rev. C)
  PDF, 61 Kb, 修订版: C, 档案已发布: Jul 15, 2016
  This application report lists the steps to enable Class 0 Temperature Compensation (Class 0 TC) mode of SmartReflexв„ў Subsystem (SRSS) module available on such devices.
• 下载
  Hardware Design Guide for KeyStone II Devices
  PDF, 1.8 Mb, 档案已发布: Mar 24, 2014
• 下载
  SERDES Link Commissioning on KeyStone I and II Devices
  PDF, 138 Kb, 档案已发布: Apr 13, 2016
  The serializer-deserializer (SerDes) performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. This application report explains the SerDes transmit and receive parameters tuning, tools and some debug techniques for TI Keystone I and Keystone II devices.
• 下载
  PCIe Use Cases for KeyStone Devices
  PDF, 320 Kb, 档案已发布: Dec 13, 2011
• 下载
  Clocking Design Guide for KeyStone Devices
  PDF, 1.5 Mb, 档案已发布: Nov 9, 2010
• 下载
  The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)
  PDF, 20 Kb, 修订版: A, 档案已发布: Nov 10, 2010
  The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROM
• 下载
  Optimizing Loops on the C66x DSP
  PDF, 585 Kb, 档案已发布: Nov 9, 2010
• 下载
  DDR3 Design Requirements for KeyStone Devices (Rev. B)
  PDF, 582 Kb, 修订版: B, 档案已发布: Jun 5, 2014
• 下载
  Multicore Programming Guide (Rev. B)
  PDF, 1.8 Mb, 修订版: B, 档案已发布: Aug 29, 2012
  As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicore
• 下载
  Processor SDK RTOS Audio Benchmark Starter Kit
  PDF, 530 Kb, 档案已发布: Apr 12, 2017
  The TI TMS320C6000в„ў Digital Signal Processors (DSPs) have many architectural advantages that make them ideal for computation-intensive real-time applications that are commonly used in audio processing application. This application notes describes Audio Benchmark Starterkit software that is intended to provide an easy and quick way to benchmark key audio functions on C66x and C674x DSP device
• 下载
  TI DSP Benchmarking
  PDF, 62 Kb, 档案已发布: Jan 13, 2016
  This application report provides benchmarks for the C674x DSP core, the C66x DSP core and the ARMВ®CortexВ®-A15 core. This document also shows how to reproduce these benchmarks on specific hardware platforms.

模型线

制造商分类

• Semiconductors> Processors> Digital Signal Processors> C6000 DSP + ARM Processors> 66AK2x