Datasheet Texas Instruments ADC10D1000 — 数据表
| 制造商 | Texas Instruments |
| 系列 | ADC10D1000 |
10位，双路1.0-GSPS或单路2.0-GSPS模数转换器（ADC）
数据表
ADC10D1000/1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS ADC datasheet
PDF, 2.0 Mb, 修订版: Q, 档案已发布: Mar 15, 2013
从文件中提取
价格
状态
| ADC10D1000CIUT | ADC10D1000CIUT/NOPB | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | Yes |
打包
| ADC10D1000CIUT | ADC10D1000CIUT/NOPB | |
|---|---|---|
| N | 1 | 2 |
| Pin | 292 | 292 |
| Package Type | NXA | NXA |
| Industry STD Term | BGA | BGA |
| JEDEC Code | S-PBGA-N | S-PBGA-N |
| Package QTY | 40 | 40 |
| Carrier | JEDEC TRAY (10+1) | JEDEC TRAY (10+1) |
| Device Marking | ADC10D1000 | ADC10D1000 |
| Width (mm) | 27 | 27 |
| Length (mm) | 27 | 27 |
| Thickness (mm) | 2.38 | 2.38 |
| Pitch (mm) | 1.27 | 1.27 |
| Max Height (mm) | 2.4 | 2.4 |
| Mechanical Data | 下载 | 下载 |
参数化
| Parameters / Models | ADC10D1000CIUT | ADC10D1000CIUT/NOPB |
|---|---|---|
| # Input Channels | 2,1 | 2,1 |
| Analog Input BW, MHz | 2800 | 2800 |
| Architecture | Folding Interpolating | Folding Interpolating |
| DNL(Max), +/-LSB | 0.25 | 0.25 |
| DNL(Typ), +/-LSB | 0.25 | 0.25 |
| ENOB, Bits | 9.1 | 9.1 |
| INL(Max), +/-LSB | 0.65 | 0.65 |
| INL(Typ), +/-LSB | 0.65 | 0.65 |
| Input Buffer | Yes | Yes |
| Input Range, Vp-p | 0.8 | 0.8 |
| Interface | Parallel LVDS | Parallel LVDS |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 |
| Package Group | BGA | BGA |
| Package Size: mm2:W x L, PKG | 292BGA: 729 mm2: 27 x 27(BGA) | 292BGA: 729 mm2: 27 x 27(BGA) |
| Power Consumption(Typ), mW | 2770 | 2770 |
| Rating | Catalog | Catalog |
| Reference Mode | Int | Int |
| Resolution, Bits | 10 | 10 |
| SFDR, dB | 70 | 70 |
| SINAD, dB | 56.5 | 56.5 |
| SNR, dB | 57 | 57 |
| Sample Rate(Max), MSPS | 1000,2000 | 1000,2000 |
生态计划
| ADC10D1000CIUT | ADC10D1000CIUT/NOPB | |
|---|---|---|
| RoHS | See ti.com | Compliant |
应用须知
- From Sample Instant to Data Output: Understanding Latency in the GSPS ADCPDF, 392 Kb, 档案已发布: Dec 18, 2012
For many applications which use ultra high-speed ADCs, latency can be a critical performance specification. For example, if the ADC is used in any kind of feedback loop, then the absolute latency is an important factor. For a MIMO system such as a phased array radar, the relative difference and variability in latency becomes important. This application note covers latency in the GSPS ADC products, - Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of MitigatPDF, 720 Kb, 档案已发布: Dec 9, 2013
The SFDR performance of an ADC is limited by the largest spur in the spectrum from DC to Fs / 2. These spurs can either be reduced or avoided entirely for maximum SFDR performance, based on the application. This reference design explores the reason behind spurs in the 10-bit and 12-bit GSPS ADCfamily. The specific products covered are: ADC12D1800RF, ADC12D1600RF, ADC12D1000RF, ADC12D800RF, ADC12 - AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C)PDF, 60 Kb, 修订版: C, 档案已发布: May 1, 2013
In order to facilitate upgrading applications from a 10-bit Gig ADC to a 12-bit Gig ADC, the ADC10D1x00(ADC10D1500/ADC10D1000) is designed to be pin-compatible with the ADC12D1x00(ADC12D1800/1600/1000). This means that a single board layout may be designed with both resolutionADCs in mind for more cost efficient and time-to-market product development. - AN-2177 Using the LMH6554 as a ADC Driver (Rev. A)PDF, 1.7 Mb, 修订版: A, 档案已发布: Apr 26, 2013
This application report discusses the use of the Texas Instruments LMH6554 as an ADC driver. - AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G)PDF, 169 Kb, 修订版: G, 档案已发布: Feb 3, 2017
模型线
系列: ADC10D1000 (2)
制造商分类
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)