Datasheet Texas Instruments ADS5483 — 数据表

制造商	Texas Instruments
系列	ADS5483

数据表

价格

状态

打包

参数化

Parameters / Models	ADS5483IRGCT
# Input Channels	1
Analog Input BW, MHz	485
Architecture	Pipeline
DNL(Max), +/-LSB	1
DNL(Typ), +/-LSB	0.5
ENOB, Bits	12.63
INL(Max), +/-LSB	10
INL(Typ), +/-LSB	3
Input Buffer	Yes
Input Range, Vp-p	3
Interface	Parallel LVDS
Operating Temperature Range, C	-40 to 85
Package Group	VQFN
Package Size: mm2:W x L, PKG	64VQFN: 81 mm2: 9 x 9(VQFN)
Power Consumption(Typ), mW	2100
Rating	Catalog
Reference Mode	Ext,Int
Resolution, Bits	16
SFDR, dB	97
SINAD, dB	77.8
SNR, dB	79
Sample Rate(Max), MSPS	135

生态计划

应用须知

• 下载
  Clock jitter analyzed in the time domain, Part 3
  PDF, 627 Kb, 档案已发布: Sep 16, 2011
• 下载
  Clock jitter analyzed in the time domain, Part 2
  PDF, 588 Kb, 档案已发布: Nov 15, 2010
• 下载
  Impact of sampling-clock spurs on ADC performance
  PDF, 1.2 Mb, 档案已发布: Jul 14, 2009
• 下载
  Power-supply design for high-speed ADCs (Rev. A)
  PDF, 761 Kb, 修订版: A, 档案已发布: May 18, 2015
• 下载
  Input Impedance Measurement Using ADC FFT Data
  PDF, 275 Kb, 档案已发布: Jan 11, 2011
  Texas Instruments has introduced a family of high-speed analog-to-digital converters (ADCs) suited tomeet the demand for high-speed and high-IF sampling systems. To achieve the highest overall system performance, an analog front-end circuit with an antialiasing filter must drive the ADC with the highestpossible dynamic range and lowest distortions. One important parameter of the front-end circ
• 下载
  4Q 2010 Issue Analog Applications Journal
  PDF, 1.3 Mb, 档案已发布: Nov 15, 2010
• 下载
  Q1 2010 Issue Analog Applications Journal
  PDF, 2.6 Mb, 档案已发布: Jan 29, 2010
• 下载
  High-Speed Analog-to-Digital Converter Basics
  PDF, 1.1 Mb, 档案已发布: Jan 11, 2012
  The goal of this document is to introduce a wide range of theories and topics that are relevant tohigh-speed analog-to-digital converters (ADC). This document provides details on sampling theorydata-sheet specifications ADC selection criteria and evaluation methods clock jitter and other commonsystem-level concerns. In addition some end-users will want to extend the performance capabil
• 下载
  Q3 2009 Issue Analog Applications Journal
  PDF, 2.1 Mb, 档案已发布: Jul 14, 2009
• 下载
  Журнал по применению аналоговых компонентов 3Q 2011
  PDF, 3.9 Mb, 档案已发布: Sep 1, 2011
• 下载
  3Q 2011 Issue Analog Applications Journal
  PDF, 1.4 Mb, 档案已发布: Sep 16, 2011
• 下载
  QFN Layout Guidelines
  PDF, 1.3 Mb, 档案已发布: Jul 28, 2006
  Board layout and stencil information for most Texas Instruments Quad Flat No-Lead (QFN) devices is provided in their data sheets. This document helps printed-circuit board designers understand and better use this information for optimal designs.
• 下载
  Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
  PDF, 2.0 Mb, 修订版: A, 档案已发布: May 22, 2015
• 下载
  Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
  PDF, 1.2 Mb, 修订版: A, 档案已发布: Jul 19, 2013
• 下载
  Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
  PDF, 376 Kb, 档案已发布: Apr 28, 2009
  This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
• 下载
  Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
  PDF, 327 Kb, 修订版: A, 档案已发布: Sep 10, 2010
  This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
• 下载
  Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
  PDF, 2.3 Mb, 档案已发布: Jun 2, 2008
  This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
• 下载
  CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
  PDF, 424 Kb, 档案已发布: Jun 8, 2008
  Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
• 下载
  Principles of Data Acquisition and Conversion (Rev. A)
  PDF, 132 Kb, 修订版: A, 档案已发布: Apr 16, 2015
• 下载
  A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
  PDF, 425 Kb, 修订版: B, 档案已发布: Oct 9, 2011
  This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
• 下载
  Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
  PDF, 69 Kb, 修订版: A, 档案已发布: May 18, 2015

模型线

制造商分类

• Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)