Datasheet Texas Instruments CD74ACT02 — 数据表

制造商Texas Instruments
系列CD74ACT02
Datasheet Texas Instruments CD74ACT02

四路2输入或非门

数据表

Quadruple 2-Input Positive-NOR Gates datasheet
PDF, 970 Kb, 修订版: B, 档案已发布: Jun 12, 2002
从文件中提取

价格

状态

CD74ACT02ECD74ACT02EE4CD74ACT02MCD74ACT02M96CD74ACT02M96E4CD74ACT02MG4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNoNoNo

打包

CD74ACT02ECD74ACT02EE4CD74ACT02MCD74ACT02M96CD74ACT02M96E4CD74ACT02MG4
N123456
Pin141414141414
Package TypeNNDDDD
Industry STD TermPDIPPDIPSOICSOICSOICSOIC
JEDEC CodeR-PDIP-TR-PDIP-TR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY2525502500250050
CarrierTUBETUBETUBELARGE T&RLARGE T&RTUBE
Device MarkingCD74ACT02ECD74ACT02EACT02MACT02MACT02MACT02M
Width (mm)6.356.353.913.913.913.91
Length (mm)19.319.38.658.658.658.65
Thickness (mm)3.93.91.581.581.581.58
Pitch (mm)2.542.541.271.271.271.27
Max Height (mm)5.085.081.751.751.751.75
Mechanical Data下载下载下载下载下载下载

参数化

Parameters / ModelsCD74ACT02E
CD74ACT02E
CD74ACT02EE4
CD74ACT02EE4
CD74ACT02M
CD74ACT02M
CD74ACT02M96
CD74ACT02M96
CD74ACT02M96E4
CD74ACT02M96E4
CD74ACT02MG4
CD74ACT02MG4
Bits444444
F @ Nom Voltage(Max), Mhz909090909090
ICC @ Nom Voltage(Max), mA0.040.040.040.040.040.04
Operating Temperature Range, C-55 to 125-55 to 125-55 to 125-55 to 125-55 to 125-55 to 125
Output Drive (IOL/IOH)(Max), mA24/-2424/-2424/-2424/-2424/-2424/-24
Package GroupPDIPPDIPSOICSOICSOICSOIC
Package Size: mm2:W x L, PKGSee datasheet (PDIP)See datasheet (PDIP)14SOIC: 52 mm2: 6 x 8.65(SOIC)14SOIC: 52 mm2: 6 x 8.65(SOIC)14SOIC: 52 mm2: 6 x 8.65(SOIC)14SOIC: 52 mm2: 6 x 8.65(SOIC)
RatingCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNo
Technology FamilyACTACTACTACTACTACT
VCC(Max), V5.55.55.55.55.55.5
VCC(Min), V4.54.54.54.54.54.5
Voltage(Nom), V555555
tpd @ Nom Voltage(Max), ns11.111.111.111.111.111.1

生态计划

CD74ACT02ECD74ACT02EE4CD74ACT02MCD74ACT02M96CD74ACT02M96E4CD74ACT02MG4
RoHSCompliantCompliantCompliantCompliantCompliantCompliant
Pb FreeYesYes

应用须知

  • Selecting the Right Level Translation Solution (Rev. A)
    PDF, 313 Kb, 修订版: A, 档案已发布: Jun 22, 2004
    Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
  • Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
    PDF, 43 Kb, 档案已发布: Apr 1, 1996
    Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

模型线

制造商分类

  • Semiconductors> Logic> Gate> NOR Gate