Datasheet Texas Instruments CDCLVD1208RHDR — 数据表

Sample &
Buy Product
Folder Support &
Community Tools &
Software Technical
Documents CDCLVD1208
SCAS899A – AUGUST 2010 – REVISED OCTOBER 2016 CDCLVD1208 2:8 Low Additive Jitter LVDS Buffer
1 Features 3 Description The CDCLVD1208 clock buffer distributes one of two
selectable clock inputs (IN0 and IN1) to 8 pairs of
differential LVDS clock outputs (OUT0 through OUT7)
with minimum skew for clock distribution. The
CDCLVD1208 can accept two clock sources into an
input multiplexer. The inputs can either be LVDS,
LVPECL, or LVCMOS. 1 2:8 Differential Buffer
Low Additive Jitter: < 300-fs RMS in 10-kHz to
20-MHz
Low Output Skew of 45 ps (Maximum)
Universal Inputs Accept LVDS, LVPECL, and
LVCMOS
Selectable Clock Inputs Through Control Pin
8 LVDS Outputs, ANSI EIA/TIA-644A Standard
Compatible
Clock Frequency: Up to 800 MHz …