Datasheet Texas Instruments CDCLVD2102 — 数据表

制造商Texas Instruments
系列CDCLVD2102
Datasheet Texas Instruments CDCLVD2102

低抖动,双路1:2通用LVDS缓冲器

数据表

Dual 1:2 Low Additive Jitter LVDS Buffer datasheet
PDF, 1.0 Mb, 修订版: A, 档案已发布: Jun 15, 2010
从文件中提取

价格

状态

CDCLVD2102RGTRCDCLVD2102RGTT
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoYes

打包

CDCLVD2102RGTRCDCLVD2102RGTT
N12
Pin1616
Package TypeRGTRGT
Industry STD TermVQFNVQFN
JEDEC CodeS-PQFP-NS-PQFP-N
Package QTY3000250
CarrierLARGE T&RSMALL T&R
Device MarkingD2102D2102
Width (mm)33
Length (mm)33
Thickness (mm).9.9
Pitch (mm).5.5
Max Height (mm)11
Mechanical Data下载下载

参数化

Parameters / ModelsCDCLVD2102RGTR
CDCLVD2102RGTR
CDCLVD2102RGTT
CDCLVD2102RGTT
Additive RMS Jitter(Typ), fs171171
Input Frequency(Max), MHz800800
Input LevelLVCMOS,LVDS,LVPECLLVCMOS,LVDS,LVPECL
Number of Outputs44
Operating Temperature Range, C-40 to 85-40 to 85
Output Frequency(Max), MHz800800
Output LevelLVDSLVDS
Package GroupVQFNVQFN
Package Size: mm2:W x L, PKG16VQFN: 9 mm2: 3 x 3(VQFN)16VQFN: 9 mm2: 3 x 3(VQFN)
RatingCatalogCatalog
VCC, V2.52.5
VCC Out, V2.52.5

生态计划

CDCLVD2102RGTRCDCLVD2102RGTT
RoHSCompliantCompliant

模型线

系列: CDCLVD2102 (2)

制造商分类

  • Semiconductors> Clock and Timing> Clock Buffers> Differential