Datasheet Texas Instruments CDCLVD2104 — 数据表

制造商Texas Instruments
系列CDCLVD2104
Datasheet Texas Instruments CDCLVD2104

低抖动,双路1:4通用至LVDS缓冲器

数据表

Dual 1:4 Low Additive Jitter LVDS Buffer datasheet
PDF, 937 Kb, 修订版: A, 档案已发布: Aug 31, 2010
从文件中提取

价格

状态

CDCLVD2104RHDRCDCLVD2104RHDT
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNo

打包

CDCLVD2104RHDRCDCLVD2104RHDT
N12
Pin2828
Package TypeRHDRHD
Industry STD TermVQFNVQFN
JEDEC CodeS-PQFP-NS-PQFP-N
Package QTY3000250
CarrierLARGE T&RSMALL T&R
Device MarkingCDCLVD2104
Width (mm)55
Length (mm)55
Thickness (mm).9.9
Pitch (mm).5.5
Max Height (mm)11
Mechanical Data下载下载

参数化

Parameters / ModelsCDCLVD2104RHDR
CDCLVD2104RHDR
CDCLVD2104RHDT
CDCLVD2104RHDT
Additive RMS Jitter(Typ), fs171171
Input Frequency(Max), MHz800800
Input LevelLVCMOS,LVDS,LVPECLLVCMOS,LVDS,LVPECL
Number of Outputs88
Operating Temperature Range, C-40 to 85-40 to 85
Output Frequency(Max), MHz800800
Output LevelLVDSLVDS
Package GroupVQFNVQFN
Package Size: mm2:W x L, PKG28VQFN: 25 mm2: 5 x 5(VQFN)28VQFN: 25 mm2: 5 x 5(VQFN)
RatingCatalogCatalog
VCC, V2.52.5
VCC Out, V2.52.5

生态计划

CDCLVD2104RHDRCDCLVD2104RHDT
RoHSCompliantCompliant

模型线

系列: CDCLVD2104 (2)

制造商分类

  • Semiconductors> Clock and Timing> Clock Buffers> Differential