Datasheet Texas Instruments CDCLVP110 — 数据表

制造商	Texas Instruments
系列	CDCLVP110

1:10 LVPECL / HSTL至LVPECL时钟驱动器

数据表

PDF, 653 Kb, 修订版: D, 档案已发布: Jan 11, 2011

从文件中提取

	CDCLVP110MVFR	CDCLVP110MVFRG4	CDCLVP110VF	CDCLVP110VFG4	CDCLVP110VFR	CDCLVP110VFRG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	Yes	No	No	Yes

	CDCLVP110MVFR	CDCLVP110MVFRG4	CDCLVP110VF	CDCLVP110VFG4	CDCLVP110VFR	CDCLVP110VFRG4
N	1	2	3	4	5	6
Pin	32	32	32	32	32	32
Package Type	VF	VF	VF	VF	VF	VF
Industry STD Term	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP
JEDEC Code	S-PQFP-G	S-PQFP-G	S-PQFP-G	S-PQFP-G	S-PQFP-G	S-PQFP-G
Package QTY	1000	1000	250	250	1000	1000
Carrier	LARGE T&R	LARGE T&R	JEDEC TRAY (10+1)	JEDEC TRAY (10+1)	LARGE T&R	LARGE T&R
Device Marking	CDCLVP110	CDCLVP110	CDCLVP110	CDCLVP110	CDCLVP110	CDCLVP110
Width (mm)	7	7	7	7	7	7
Length (mm)	7	7	7	7	7	7
Thickness (mm)	1.4	1.4	1.4	1.4	1.4	1.4
Pitch (mm)	.8	.8	.8	.8	.8	.8
Max Height (mm)	1.6	1.6	1.6	1.6	1.6	1.6
Mechanical Data	下载	下载	下载	下载	下载	下载

Parameters / Models	CDCLVP110MVFR	CDCLVP110MVFRG4	CDCLVP110VF	CDCLVP110VFG4	CDCLVP110VFR	CDCLVP110VFRG4
Additive RMS Jitter(Typ), fs	300	300	300	300	300	300
Input Frequency(Max), MHz	3500	3500	3500	3500	3500	3500
Input Level	HSTL,LVPECL	HSTL,LVPECL	HSTL,LVPECL	HSTL,LVPECL	HSTL,LVPECL	HSTL,LVPECL
Number of Outputs	10	10	10	10	10	10
Operating Temperature Range, C	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85
Output Frequency(Max), MHz	3500	3500	3500	3500	3500	3500
Output Level	LVPECL	LVPECL	LVPECL	LVPECL	LVPECL	LVPECL
Package Group	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP
Package Size: mm2:W x L, PKG	32LQFP: 81 mm2: 9 x 9(LQFP)	32LQFP: 81 mm2: 9 x 9(LQFP)	32LQFP: 81 mm2: 9 x 9(LQFP)	32LQFP: 81 mm2: 9 x 9(LQFP)	32LQFP: 81 mm2: 9 x 9(LQFP)	32LQFP: 81 mm2: 9 x 9(LQFP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
VCC, V	2.5,3.3	2.5,3.3	2.5,3.3	2.5,3.3	2.5,3.3	2.5,3.3
VCC Out, V	2.5,3.3	2.5,3.3	2.5,3.3	2.5,3.3	2.5,3.3	2.5,3.3

	CDCLVP110MVFR	CDCLVP110MVFRG4	CDCLVP110VF	CDCLVP110VFG4	CDCLVP110VFR	CDCLVP110VFRG4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant

下载
Advantage of Using TI's Lowest Jitter Differential Clock Buffer
PDF, 221 Kb, 档案已发布: Aug 20, 2003
Advantage of Using TI's Lowest Jitter Differential Clock Buffer at SONET Speed 622.08 MHz
下载
PCB Layout Guidelines for CDCLVP110
PDF, 70 Kb, 档案已发布: Jun 12, 2002
This application note describes various electrical and thermal performance considerations for TI's CDCLVP110. In addition, it provides recommendations for PCB layout as well as optimizing power consumption in a real system application. Finally, it shows examples of how to estimate the worst case chip temperature.
下载
Clocking Design Guidelines: Unused Pins
PDF, 158 Kb, 档案已发布: Nov 19, 2015
下载
DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML
PDF, 135 Kb, 档案已发布: Feb 19, 2003
下载
AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C)
PDF, 417 Kb, 修订版: C, 档案已发布: Oct 17, 2007
This report provides a quick reference of ac-coupling techniques for interfacing between different logic levels. The four differential signaling levels found in this reportare low-voltage positive-referenced emitter coupled logic (LVPECL), low-voltage differential signals (LVDS), high-speed transceiver logic (HSTL), and current-modelogic (CML). From these four differential signaling levels, 16

系列: CDCLVP110 (6)