Datasheet Texas Instruments CDCM61004 — 数据表
| 制造商 | Texas Instruments |
| 系列 | CDCM61004 |
1：4超低抖动晶体输入时钟发生器
数据表
CDCM61004 Four Output, Integrated VCO, Low-Jitter Clock Generator datasheet
PDF, 1.2 Mb, 修订版: H, 档案已发布: Jan 13, 2016
从文件中提取
价格
状态
| CDCM61004RHBR | CDCM61004RHBR/2801 | CDCM61004RHBT | |
|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes | No | No |
打包
| CDCM61004RHBR | CDCM61004RHBR/2801 | CDCM61004RHBT | |
|---|---|---|---|
| N | 1 | 2 | 3 |
| Pin | 32 | 32 | 32 |
| Package Type | RHB | RHB | RHB |
| Industry STD Term | VQFN | VQFN | VQFN |
| JEDEC Code | S-PQFP-N | S-PQFP-N | S-PQFP-N |
| Package QTY | 3000 | 3000 | 250 |
| Carrier | LARGE T&R | LARGE T&R | SMALL T&R |
| Device Marking | CDCM | 61004 | CDCM |
| Width (mm) | 5 | 5 | 5 |
| Length (mm) | 5 | 5 | 5 |
| Thickness (mm) | .9 | .9 | .9 |
| Pitch (mm) | .5 | .5 | .5 |
| Max Height (mm) | 1 | 1 | 1 |
| Mechanical Data | 下载 | 下载 | 下载 |
参数化
| Parameters / Models | CDCM61004RHBR | CDCM61004RHBR/2801 | CDCM61004RHBT |
|---|---|---|---|
| Input Level | Crystal,LVCMOS | Crystal,LVCMOS | Crystal,LVCMOS |
| Number of Outputs | 4 | 4 | 4 |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 |
| Output Frequency(Max), MHz | 683.264 | 683.264 | 683.264 |
| Output Frequency(Min), MHz | 43.75 | 43.75 | 43.75 |
| Output Level | LVPECL, LVDS, LVCMOS | LVPECL, LVDS, LVCMOS | LVPECL, LVDS, LVCMOS |
| Package Group | VQFN | VQFN | VQFN |
| Package Size: mm2:W x L, PKG | 32VQFN: 25 mm2: 5 x 5(VQFN) | 32VQFN: 25 mm2: 5 x 5(VQFN) | 32VQFN: 25 mm2: 5 x 5(VQFN) |
| Programmability | Pin configuration | Pin configuration | Pin configuration |
| Special Features | 3.3V Vcc/Vdd | 3.3V Vcc/Vdd | 3.3V Vcc/Vdd |
| VCC Core, V | 3.3 | 3.3 | 3.3 |
| VCC Out, V | 3.3 | 3.3 | 3.3 |
生态计划
| CDCM61004RHBR | CDCM61004RHBR/2801 | CDCM61004RHBT | |
|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant |
应用须知
- Fibre Channel and SAN Clock Generation Using the CDCM6100xPDF, 322 Kb, 档案已发布: Feb 18, 2009
This application report is a guide for using Texas Instruments CDCM6100x in a Fibre Channel application as a clock distributor and clock synthesizer along with measured jitter performance results. - Using LVCMOS Input to the CDCM6100xPDF, 66 Kb, 档案已发布: May 23, 2010
This application report is a general guide for using LVCMOS inputs to the CDCM6100x series of ultra-low jitter clock generators from Texas Instruments. This document explains the basic connectivity of LVCMOS inputs to the CDCM6100x and recommends several methods for using the device that ensure proper operation. - Ethernet Clock Generation Using the CDCM6100xPDF, 454 Kb, 档案已发布: Feb 18, 2009
This application report is a guide for using Texas Instruments CDCM6100x in an Ethernet LAN and WAN application as a clock distributor and clock synthesizer along with measured jitter performance results. - TI Powers Altera's Arria II GX FPGA Development KitPDF, 596 Kb, 档案已发布: Sep 29, 2009
模型线
系列: CDCM61004 (3)
制造商分类
- Semiconductors> Clock and Timing> Clock Generators> Low Jitter <1psec RMS