Datasheet Texas Instruments DS90C365AMT — 数据表

+ 3.3V可编程LVDS发送器18位平板显示器链接87.5 MHz 48-TSSOP -10至70

数据表

PDF, 911 Kb, 修订版: I, 档案已发布: Apr 12, 2013

从文件中提取

Lifecycle Status	NRND (Not recommended for new designs)
Manufacture's Sample Availability	No

Color Depth	18 bpp
Function	Transmitter
Input Compatibility	LVCMOS,LVTTL
Operating Temperature Range	-10 to 70 C
Output Compatibility	FPD-Link LVDS
Package Group	TSSOP
Package Size: mm2:W x L	48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP) PKG
Pixel Clock Min	18 MHz
Pixel Clock(Max)	87.5 MHz
Rating	Catalog
Total Throughput	1785 Mbps

RoHS	Not Compliant

Evaluation Modules & Boards: FLINK3V8BT-85
Evaluation Kit for FPD-Link Family of Serializer and Deserializer LVDS Devices
Lifecycle Status: Active (Recommended for new designs)
- 下载

下载
AN-1056 STN Application Using FPD-Link
PDF, 85 Kb, 档案已发布: May 14, 2004
Application Note 1056 STN Application Using FPD-Link
下载
TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map
PDF, 52 Kb, 档案已发布: May 15, 2004
Application Note 1163 TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map
下载
LVDS Display Interface (LDI) TFT Data Mapping for Interoperability w/FPD-Link
PDF, 65 Kb, 档案已发布: May 14, 2004
Application Note 1127 LVDS Display Interface (LDI) TFT Data Mapping for Interoperabil ity with FPD-Link
下载
AN-1085 FPD-Link PCB and Interconnect Design-In Guidelines
PDF, 344 Kb, 档案已发布: May 14, 2004
Application Note 1085 FPD-Link PCB and Interconnect Design-In Guidelines
下载
AN-1032 An Introduction to FPD-Link (Rev. C)
PDF, 185 Kb, 修订版: C, 档案已发布: Aug 8, 2017
The FPD-Linkchipsetarchitecturein conjunctionwith the LVDStechnologyprovidesthe highbandwidthinterfacenecessaryfor leadingedgedisplaytechnology.The conversionfromparallelTTL to serialLVDSallowsfor a narrowinterfacebetweengraphicscontrollerand panel.A narrowerinterfacemeanslowercablecost and simplifiesthe physicalconnectionthroug
下载
Receiver Skew Margin for Channel Link I and FPD Link I Devices
PDF, 418 Kb, 档案已发布: Jan 13, 2016

系列: DS90C365A (3)