PDF, 252 Kb, 档案已发布: Jun 1, 2003
The OMAPв„ў5910 is a true system-on-a-chip device, which consists of an ARM925T microprocessor unit (MPU) and TMS320C55x digital signal processor (DSP) cores. The device has many important peripherals necessary for luelessly interfacing with external devices in multimedia communication systems. One of the ports available is a eneral-purpose, 16-bit parallel bus called EMIFS that is typically
PDF, 381 Kb, 档案已发布: Nov 30, 2003
The OMAP5910 processor contains an integrated LCD controller. Using internal memory and dedicated DMA channels, this architecture contains a very efficient LCD control interface. This application note describes how to connect two different LCD displays to the OMAP5910. While there are many sizes and types of LCD displays in the industry, this application note focuses on two 240 x 320 color thin fi
PDF, 169 Kb, 档案已发布: Nov 19, 2003
The OMAP5910 is a true system-on-a-chip device, which consists of ARM925T MPU and C55x DSP cores. The device has a large set of peripherals that can be utilized to interface with external radio receivers and audio codecs. This document demonstrates a system audio design using the McBSP1 port of the OMAP5910 and an external audio codec running synchronously with the oversampling master clock. This
PDF, 580 Kb, 档案已发布: Dec 11, 2002
The DSP subsystem of the OMAP5910 can access the 192K bytes of OMAP5910 internal RAM and memory external to the OMAP5910 device, in addition to the 80K x 16 bits of DSP RAM and 16K x 16 bits of DSP ROM. The DSP will achieve the highest performance when the internal DSP RAM is used, but some applications will require the use of internal system RAM or external memory. This report analyzes the DSP pe
PDF, 343 Kb, 档案已发布: Jan 31, 2003
The OMAPВ™ device is built upon a dual-core architecture that consists of a TIARM925T MPU and a C55xВ™ DSP device. Both cores have access to internal memory via an internal memory interface (IMIF) as well as external memory via two external memory interfaces, namely the EMIF Slow (EMIFS) and EMIF Fast (EMIFF). This application report focuses on the ARM side of the device and investigates the
PDF, 113 Kb, 档案已发布: Dec 9, 2003
In general, video encoding and decoding on the OMAP5910 consist of three phases. The first phase is video pre-processing where the data captured needs to be converted to the encoder input format, second phase is doing the actual video encoding and decoding, and third stage is video post-processing where the decoded data is converted to the LCD input format. This document demonstrates the video enc
PDF, 238 Kb, 档案已发布: Apr 1, 2004
The OMAP5910™ device features a new dual-core architecture from Texas Instruments™ (TI) that is optimized for multimedia applications in a low-power environment. It couples two processors—a TI enhanced TI925T™ general-purpose processor and an ultralow-power TMS320C55x™ (C55x™) DSP—with a rich set of peripherals and powerful interfaces to achieve optimal pe
PDF, 135 Kb, 档案已发布: Dec 8, 2003
There are numerous applications that require the addition of an 802.11B WLAN to the OMAP5910. While the OMAP5910 does not easily support a PCARD or compact flash interface, the TI based WLAN card does have a mode that works very well for interconnection to the OMAP5910. This application note describes how, by using this mode, the TI-based 802.11 WLAN card can be connected to the OMAP5910 processor
PDF, 492 Kb, 档案已发布: Jan 31, 2003
This application report describes techniques for measuring throughput and latency of OMAPВ™ TIARM925T data accesses through the on-chip traffic controller. Complete examples are given using external memories such as SDRAM and SRAM for reads, writes and back-to-back, read-write sequences.
PDF, 124 Kb, 档案已发布: Apr 21, 2003
PDF, 118 Kb, 档案已发布: Dec 12, 2003
There are numerous applications that require the addition of a Bluetoothв„ў wireless interface for both audio and data applications to the OMAP5910. This is a fairly straightforward effort that requires very little external logic thanks to circuitry in the OMAP5910 that is perfect for supporting a Bluetooth interface. This application note describes how, by using a Bluetooth module, the Blueto
PDF, 486 Kb, 档案已发布: Mar 10, 2003
The DSP Catalog OMAP? architecture devices contain a six-channel DSP DMA that is used to transfer blocks of data without intervention by the TIARM925T MPU or the C55X DSP. This application report analyzes the DMA throughput between some of the different sources and destinations. Optimization techniques for improving throughput are also discussed. Complete examples are given for using external memo
PDF, 524 Kb, 档案已发布: Dec 18, 2002
The OMAP? architecture devices contain a nine-channel system DMA, useable for block transfers of data without intervention by the TIARM925T MPU or the TMSC55x DSP. This application report describes optimization techniques for improving throughput. Examples are given for using external memories such as SDRAM and SRAM for transferring data to and from internal memory. Internal memory transfers are a
PDF, 271 Kb, 档案已发布: Nov 26, 2001
The OMAP? Code Composer Studio?(CCStudio) Integrated Development Environment (IDE) provides debug support for the OMAP platform via heterogeneous debugging of the TMS470? ARM and TMS320C5000?-based DSP subsystem cores, which are connected on the same JTAG scan path within the device. Simultaneous debug of two or more CPUs, sometimes referred to as co-emulation, allows the user to coordinate debugg
PDF, 299 Kb, 档案已发布: Nov 8, 2004
This application report discusses how CSL's INTC module could be used to share the task of dispatching interrupts with the OS, in scenarios where the OS's interrupt dispatcher does not comprehend cascaded interrupts.The solution involves having the CSL dispatch the cascaded interrupts alone, while completely leaving the job of dispatching primary CPU interrupts to the OS.We also discuss an
PDF, 476 Kb, 档案已发布: Oct 7, 2004
The OMAP5910 device from Texas Instruments (TI) has a new dual-core architecture that is optimized for multimedia applications in a low-power environment. It couples two processorsВ—a TI-enhanced TI925T general-purpose processor and an ultralow-power TMS320C55xв„ў (C55xв„ў) digital signal processor (DSP)В—with a rich set of peripherals and powerful interfaces to achieve optimal per
PDF, 251 Kb, 档案已发布: Mar 16, 2005
The DSP/BIOSв„ў Link software has been designed to implement inter-processor communication between a host device and a DSP. For the case of OMAP591x devices, the default configuration of the DSP/BIOS Link software requires that 2MB of system memory is reserved for exclusive use by DSP/BIOS Link. The intention was to provide developers using DSP/BIOS Link plenty of memory to begin with and enab
PDF, 309 Kb, 修订版: A, 档案已发布: Mar 25, 2004
The OMAP5910 is a true system-on-a-chip device, which consists of ARM925T MPU and C55X DSP cores. The device has many advanced power management modes that enable system designers to develop a very low-power, multimedia communication device. This application note shows low-power design techniques and outlines the steps required to put the OMAPв„ў device in the lowest power consumption mode and
PDF, 814 Kb, 修订版: G, 档案已发布: Jul 27, 2017
As modern bus interface frequencies scale higher, care must be taken in the printed circuit board (PCB) layout phase of a design to ensure a robust solution.