Datasheet Texas Instruments SN65EPT22DR — 数据表
| 制造商 | Texas Instruments |
| 系列 | SN65EPT22 |
| 零件号 | SN65EPT22DR |
3.3 V双路LVTTL / LVCMOS至差分LVPECL缓冲器8-SOIC -40至85
数据表
SN65EPT22 3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer datasheet
PDF, 826 Kb, 修订版: B, 档案已发布: Nov 19, 2014
从文件中提取
价格
状态
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
打包
| Pin | 8 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 2500 |
| Carrier | LARGE T&R |
| Device Marking | EPT22 |
| Width (mm) | 3.91 |
| Length (mm) | 4.9 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | 下载 |
参数化
| Device Type | Buffer |
| Function | Translator |
| ICC(Max) | 50 mA |
| Input Signal | LVTTL,CMOS |
| No. of Rx | 2 |
| No. of Tx | 2 |
| Operating Temperature Range | -40 to 85 C |
| Output Signal | LVPECL |
| Package Group | SOIC |
| Package Size: mm2:W x L | 8SOIC: 29 mm2: 6 x 4.9(SOIC) PKG |
| Protocols | PECL |
| Signaling Rate | 4000 Mbps |
生态计划
| RoHS | Compliant |
设计套件和评估模块
- Evaluation Modules & Boards: SN65EPT22EVM
SN65EPT22 Evaluation Module
Lifecycle Status: Preview (Device has been announced but is not in production. Samples may or may not be available)
模型线
系列: SN65EPT22 (4)
- SN65EPT22D SN65EPT22DGK SN65EPT22DGKR SN65EPT22DR
制造商分类
- Semiconductors > Interface > LVDS/M-LVDS/PECL > Buffers, Drivers/Receivers and Cross-Points