PDF, 1.3 Mb, 档案已发布: Feb 12, 2010
从文件中提取
SN65MLVD040
www.ti.com SLLS902 – FEBRUARY 2010 4-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS
Check for Samples: SN65MLVD040 FEATURES APPLICATIONS 1 2 Low-Voltage Differential 30-Ω to 55-Ω Line
Drivers and Receivers for Signaling Rates(1) Up
to 250 Mbps; Clock Frequencies Up to
125 MHz
Meets or Exceeds the M-LVDS Standard
TIA/EIA-899 for Multipoint Data Interchange
Controlled Driver Output Voltage Transition
Times for Improved Signal Quality
–1 V to 3.4 V Common-Mode Voltage Range
Allows Data Transfer With 2 V of Ground Noise
Bus Pins High Impedance When Driver
Disabled or VCC ≤ 1.5 V
Independent Enables for each Driver and
Receiver
Enhanced ESD Protection: 7 kV HBM on all
Pins
48 pin 7 X 7 QFN (RGZ)
M-LVDS Bus Power Up/Down Glitch Free Parallel Multipoint Data and Clock
Transmission Via Backplanes and Cables
Low-Power High-Speed Short-Reach
Alternative to TIA/EIA-485 …