Datasheet Texas Instruments SN74ABT16244A — 数据表

制造商	Texas Instruments
系列	SN74ABT16244A

数据表

价格

状态

打包

参数化

Parameters / Models	74ABT16244ADGGRG4	SN74ABT16244ADGGR	SN74ABT16244ADGVR	SN74ABT16244ADL	SN74ABT16244ADLG4	SN74ABT16244ADLR	SN74ABT16244ADLRG4
Approx. Price (US$)	0.47 | 1ku
Bits		16	16	16	16	16	16
Bits(#)	16
F @ Nom Voltage(Max), Mhz		150	150	150	150	150	150
F @ Nom Voltage(Max)(Mhz)	150
ICC @ Nom Voltage(Max), mA		0.032	0.032	0.032	0.032	0.032	0.032
ICC @ Nom Voltage(Max)(mA)	0.032
Operating Temperature Range, C		-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85
Operating Temperature Range(C)	-40 to 85
Output Drive (IOL/IOH)(Max), mA		-32/64	-32/64	-32/64	-32/64	-32/64	-32/64
Output Drive (IOL/IOH)(Max)(mA)	-32/64
Package Group	TSSOP	TSSOP	TVSOP	SSOP	SSOP	SSOP	SSOP
Package Size: mm2:W x L, PKG		48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)	48TVSOP: 62 mm2: 6.4 x 9.7(TVSOP)	48SSOP: 164 mm2: 10.35 x 15.88(SSOP)	48SSOP: 164 mm2: 10.35 x 15.88(SSOP)	48SSOP: 164 mm2: 10.35 x 15.88(SSOP)	48SSOP: 164 mm2: 10.35 x 15.88(SSOP)
Package Size: mm2:W x L (PKG)	48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No
Technology Family	ABT	ABT	ABT	ABT	ABT	ABT	ABT
VCC(Max), V		5.5	5.5	5.5	5.5	5.5	5.5
VCC(Max)(V)	5.5
VCC(Min), V		4.5	4.5	4.5	4.5	4.5	4.5
VCC(Min)(V)	4.5
Voltage(Nom), V		5	5	5	5	5	5
Voltage(Nom)(V)	5
tpd @ Nom Voltage(Max), ns		4.1	4.1	4.1	4.1	4.1	4.1
tpd @ Nom Voltage(Max)(ns)	4.1

生态计划

应用须知

• 下载
  Quad Flatpack No-Lead Logic Packages (Rev. D)
  PDF, 1.0 Mb, 修订版: D, 档案已发布: Feb 16, 2004
  Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while
• 下载
  Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)
  PDF, 528 Kb, 修订版: B, 档案已发布: Jun 1, 1997
  The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide
• 下载
  Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)
  PDF, 115 Kb, 修订版: A, 档案已发布: Mar 1, 1997
  Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions.
• 下载
  Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)
  PDF, 80 Kb, 修订版: A, 档案已发布: Dec 1, 1996
  This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic
• 下载
  Understanding Advanced Bus-Interface Products Design Guide
  PDF, 253 Kb, 档案已发布: May 1, 1996
• 下载
  Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
  PDF, 209 Kb, 档案已发布: May 10, 2002
  Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
• 下载
  Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
  PDF, 105 Kb, 修订版: A, 档案已发布: Aug 1, 1997
  The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors? approaches and discussi
• 下载
  Selecting the Right Level Translation Solution (Rev. A)
  PDF, 313 Kb, 修订版: A, 档案已发布: Jun 22, 2004
  Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
• 下载
  Live Insertion
  PDF, 150 Kb, 档案已发布: Oct 1, 1996
  Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance and repair. To avoid damaging components additional circuitry modifications are necessary. This document describes in detail the phenomena tha
• 下载
  Introduction to Logic
  PDF, 93 Kb, 档案已发布: Apr 30, 2015
• 下载
  Implications of Slow or Floating CMOS Inputs (Rev. D)
  PDF, 260 Kb, 修订版: D, 档案已发布: Jun 23, 2016
• 下载
  Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
  PDF, 614 Kb, 修订版: C, 档案已发布: Dec 2, 2015
• 下载
  Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
  PDF, 337 Kb, 档案已发布: Jul 8, 2004
  Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
• 下载
  TI IBIS File Creation Validation and Distribution Processes
  PDF, 380 Kb, 档案已发布: Aug 29, 2002
  The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
• 下载
  Input and Output Characteristics of Digital Integrated Circuits
  PDF, 1.7 Mb, 档案已发布: Oct 1, 1996
  This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding the characteristics of the components. This knowledge is particularly useful when for example a decision must be made as to which circuit shou
• 下载
  Designing With Logic (Rev. C)
  PDF, 186 Kb, 修订版: C, 档案已发布: Jun 1, 1997
  Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w

模型线

制造商分类

• Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver