Datasheet Texas Instruments SN74ABT377A — 数据表

制造商Texas Instruments
系列SN74ABT377A
Datasheet Texas Instruments SN74ABT377A

具有时钟使能的八路边沿触发D型触发器

数据表

Octal Edge-Triggered D-Type Flip-Flops With Clock Enable datasheet
PDF, 1.3 Mb, 修订版: E, 档案已发布: Jan 1, 1997
从文件中提取

价格

状态

SN74ABT377ADBLESN74ABT377ADBRSN74ABT377ADWSN74ABT377ADWE4SN74ABT377ADWG4SN74ABT377ADWRSN74ABT377ANSN74ABT377ANSRSN74ABT377APWSN74ABT377APWLESN74ABT377APWR
Lifecycle StatusObsolete (Manufacturer has discontinued the production of the device)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Obsolete (Manufacturer has discontinued the production of the device)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNoNoNoNoNoNoNoNo

打包

SN74ABT377ADBLESN74ABT377ADBRSN74ABT377ADWSN74ABT377ADWE4SN74ABT377ADWG4SN74ABT377ADWRSN74ABT377ANSN74ABT377ANSRSN74ABT377APWSN74ABT377APWLESN74ABT377APWR
N1234567891011
Pin2020202020202020202020
Package TypeDBDBDWDWDWDWNNSPWPWPW
Industry STD TermSSOPSSOPSOICSOICSOICSOICPDIPSOPTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDIP-TR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Width (mm)5.35.37.57.57.57.56.355.34.44.44.4
Length (mm)7.27.212.812.812.812.824.3312.66.56.56.5
Thickness (mm)1.951.952.352.352.352.354.571.95111
Pitch (mm).65.651.271.271.271.272.541.27.65.65.65
Max Height (mm)222.652.652.652.655.0821.21.21.2
Mechanical Data下载下载下载下载下载下载下载下载下载下载下载
Package QTY20002525252000202000702000
CarrierLARGE T&RTUBETUBETUBELARGE T&RTUBELARGE T&RTUBELARGE T&R
Device MarkingAB377AABT377AABT377AABT377AABT377ASN74ABT377ANABT377AAB377AAB377A

参数化

Parameters / ModelsSN74ABT377ADBLE
SN74ABT377ADBLE
SN74ABT377ADBR
SN74ABT377ADBR
SN74ABT377ADW
SN74ABT377ADW
SN74ABT377ADWE4
SN74ABT377ADWE4
SN74ABT377ADWG4
SN74ABT377ADWG4
SN74ABT377ADWR
SN74ABT377ADWR
SN74ABT377AN
SN74ABT377AN
SN74ABT377ANSR
SN74ABT377ANSR
SN74ABT377APW
SN74ABT377APW
SN74ABT377APWLE
SN74ABT377APWLE
SN74ABT377APWR
SN74ABT377APWR
3-State OutputNoNoNoNoNoNoNoNoNoNoNo
Approx. Price (US$)0.24 | 1ku0.24 | 1ku
Bits888888888
Bits(#)88
F @ Nom Voltage(Max), Mhz150150150150150150150150150
F @ Nom Voltage(Max)(Mhz)150150
ICC @ Nom Voltage(Max), mA303030303030303030
ICC @ Nom Voltage(Max)(mA)3030
Input TypeTTLTTL
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA64/-3264/-3264/-3264/-3264/-3264/-3264/-3264/-3264/-32
Output Drive (IOL/IOH)(Max)(mA)64/-3264/-32
Output TypeTTLTTL
Package GroupSSOPSSOPSOICSOICSOICSOICPDIPSOTSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG20SSOP: 56 mm2: 7.8 x 7.2(SSOP)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)See datasheet (PDIP)20SO: 98 mm2: 7.8 x 12.6(SO)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Package Size: mm2:W x L (PKG)See datasheet (PDIP)See datasheet (PDIP)
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNoNoNoNoNoNo
Technology FamilyABTABTABTABTABTABTABTABTABTABTABT
VCC(Max), V5.55.55.55.55.55.55.55.55.5
VCC(Max)(V)5.55.5
VCC(Min), V4.54.54.54.54.54.54.54.54.5
VCC(Min)(V)4.54.5
Voltage(Nom), V555555555
Voltage(Nom)(V)55
tpd @ Nom Voltage(Max), ns7.37.37.37.37.37.37.37.37.3
tpd @ Nom Voltage(Max)(ns)7.37.3

生态计划

SN74ABT377ADBLESN74ABT377ADBRSN74ABT377ADWSN74ABT377ADWE4SN74ABT377ADWG4SN74ABT377ADWRSN74ABT377ANSN74ABT377ANSRSN74ABT377APWSN74ABT377APWLESN74ABT377APWR
RoHSNot CompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantNot CompliantCompliant
Pb FreeYesNoNo

应用须知

  • Quad Flatpack No-Lead Logic Packages (Rev. D)
    PDF, 1.0 Mb, 修订版: D, 档案已发布: Feb 16, 2004
    Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while
  • Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)
    PDF, 528 Kb, 修订版: B, 档案已发布: Jun 1, 1997
    The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide
  • Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)
    PDF, 115 Kb, 修订版: A, 档案已发布: Mar 1, 1997
    Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions.
  • Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)
    PDF, 80 Kb, 修订版: A, 档案已发布: Dec 1, 1996
    This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, 档案已发布: May 1, 1996
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, 档案已发布: May 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features

模型线

制造商分类

  • Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop