Datasheet Texas Instruments SN74AVCH1T45 — 数据表

制造商Texas Instruments
系列SN74AVCH1T45
Datasheet Texas Instruments SN74AVCH1T45

具有可配置电压转换和三态输出的单位双电源总线收发器

数据表

SN74AVCH1T45 Single-Bit Dual-Supply Bus Transceiver With Configurable Level-Shifting, Voltage Translation, and 3-State Outputs datasheet
PDF, 1.1 Mb, 修订版: E, 档案已发布: Mar 16, 2016
从文件中提取

价格

状态

74AVCH1T45DBVRE474AVCH1T45DBVRG474AVCH1T45DBVTG474AVCH1T45DCKRE474AVCH1T45DCKRG474AVCH1T45DCKTG4SN74AVCH1T45DBVRSN74AVCH1T45DBVTSN74AVCH1T45DCKRSN74AVCH1T45DCKTSN74AVCH1T45YZPR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYesYesNoYesNoYesNoYesNoYes

打包

74AVCH1T45DBVRE474AVCH1T45DBVRG474AVCH1T45DBVTG474AVCH1T45DCKRE474AVCH1T45DCKRG474AVCH1T45DCKTG4SN74AVCH1T45DBVRSN74AVCH1T45DBVTSN74AVCH1T45DCKRSN74AVCH1T45DCKTSN74AVCH1T45YZPR
N1234567891011
Pin66666666666
Package TypeDBVDBVDBVDCKDCKDCKDBVDBVDCKDCKYZP
Industry STD TermSOT-23SOT-23SOT-23SOT-SC70SOT-SC70SOT-SC70SOT-23SOT-23SOT-SC70SOT-SC70DSBGA
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-XBGA-N
Package QTY3000300025030003000250300025030002503000
CarrierLARGE T&RLARGE T&RSMALL T&RLARGE T&RLARGE T&RSMALL T&RLARGE T&RSMALL T&RLARGE T&RSMALL T&RLARGE T&R
Device MarkingET1RET1FET1RTFFTFFTFRET1RET1RTFFTFRTEN
Width (mm)1.61.61.61.251.251.251.61.61.251.25.9
Length (mm)2.92.92.92222.92.9221.5
Thickness (mm)1.21.21.2.9.9.91.21.2.9.92
Pitch (mm).95.95.95.65.65.65.95.95.65.65.5
Max Height (mm)1.451.451.451.11.11.11.451.451.11.1.5
Mechanical Data下载下载下载下载下载下载下载下载下载下载下载

参数化

Parameters / Models74AVCH1T45DBVRE4
74AVCH1T45DBVRE4
74AVCH1T45DBVRG4
74AVCH1T45DBVRG4
74AVCH1T45DBVTG4
74AVCH1T45DBVTG4
74AVCH1T45DCKRE4
74AVCH1T45DCKRE4
74AVCH1T45DCKRG4
74AVCH1T45DCKRG4
74AVCH1T45DCKTG4
74AVCH1T45DCKTG4
SN74AVCH1T45DBVR
SN74AVCH1T45DBVR
SN74AVCH1T45DBVT
SN74AVCH1T45DBVT
SN74AVCH1T45DCKR
SN74AVCH1T45DCKR
SN74AVCH1T45DCKT
SN74AVCH1T45DCKT
SN74AVCH1T45YZPR
SN74AVCH1T45YZPR
3-State OutputYesYesYesYesYesYesYesYesYesYesYes
Bits11111111111
F @ Nom Voltage(Max), Mhz100100100100100100100100100100100
Gate TypeTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVERTRANSCEIVER
ICC @ Nom Voltage(Max), mA0.010.010.010.010.010.010.010.010.010.010.01
LogicTrueTrueTrueTrueTrueTrueTrueTrueTrueTrueTrue
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA12/-1212/-1212/-1212/-1212/-1212/-1212/-1212/-1212/-1212/-1212/-12
Package GroupSOT-23SOT-23SOT-23SC70SC70SC70SOT-23SOT-23SC70SC70DSBGA
Package Size: mm2:W x L, PKG6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)6SC70: 4 mm2: 2.1 x 2(SC70)6SC70: 4 mm2: 2.1 x 2(SC70)6SC70: 4 mm2: 2.1 x 2(SC70)6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)6SC70: 4 mm2: 2.1 x 2(SC70)6SC70: 4 mm2: 2.1 x 2(SC70)See datasheet (DSBGA)
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNoNoNoNoNoNo
Special FeaturesIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,TranslationIOFF,Dual Supply,Translation
Sub-FamilyDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply TranslatorDual Supply Translator
Technology FamilyAVCAVCAVCAVCAVCAVCAVCAVCAVCAVCAVC
VCC(Max), V3.63.63.63.63.63.63.63.63.63.63.6
VCC(Min), V1.21.21.21.21.21.21.21.21.21.21.2
Voltage(Nom), V1.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.3
tpd @ Nom Voltage(Max), ns3.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.33.3,2.7,2.4,2.3

生态计划

74AVCH1T45DBVRE474AVCH1T45DBVRG474AVCH1T45DBVTG474AVCH1T45DCKRE474AVCH1T45DCKRG474AVCH1T45DCKTG4SN74AVCH1T45DBVRSN74AVCH1T45DBVTSN74AVCH1T45DCKRSN74AVCH1T45DCKTSN74AVCH1T45YZPR
RoHSCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliant

应用须知

  • Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)
    PDF, 126 Kb, 修订版: B, 档案已发布: Jul 7, 1999
    Texas Instruments (TI[TM]) next-generation logic is called the Advanced Very-low-voltage CMOS (AVC) family. The AVCfamily features TI?s Dynamic Output Control (DOC[TM]) circuit (patent pending). DOC circuitry automatically lowers the outputimpedance of the circuit at the beginning of a signal transition, providing enough current to achieve high signaling speeds, thensubsequently raises the i
  • AVC Logic Family Technology and Applications (Rev. A)
    PDF, 148 Kb, 修订版: A, 档案已发布: Aug 26, 1998
    Texas Instruments (TI?) announces the industry?s first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. TI?s next-generation logic is the Advanced Very-low-voltage CMOS (AVC) family. Although optimized for 2.5-V systems, AVC logic supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. The AVC family features TI?s Dynamic Output Control (
  • Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)
    PDF, 390 Kb, 修订版: B, 档案已发布: Apr 30, 2015
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, 修订版: B, 档案已发布: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Selecting the Right Level Translation Solution (Rev. A)
    PDF, 313 Kb, 修订版: A, 档案已发布: Jun 22, 2004
    Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati

模型线

制造商分类

  • Semiconductors> Logic> Little Logic