Datasheet Texas Instruments SN74LVTH16543-EP — 数据表

制造商Texas Instruments
系列SN74LVTH16543-EP
Datasheet Texas Instruments SN74LVTH16543-EP

具有三态输出的增强型产品3.3V Abt 16位寄存器收发器

数据表

SN74LVTH16543-EP datasheet
PDF, 298 Kb, 修订版: B, 档案已发布: Jun 16, 2006
从文件中提取

价格

状态

CLVTH16543IDGGREPCLVTH16543MDLREPV62/04715-01XEV62/04715-02YE
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNo

打包

CLVTH16543IDGGREPCLVTH16543MDLREPV62/04715-01XEV62/04715-02YE
N1234
Pin56565656
Package TypeDGGDLDGGDL
Industry STD TermTSSOPSSOPTSSOPSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY2000100020001000
CarrierLARGE T&RLARGE T&RLARGE T&RLARGE T&R
Device MarkingLH16543EPLH16543MEPLH16543EPLH16543MEP
Width (mm)6.17.496.17.49
Length (mm)1418.411418.41
Thickness (mm)1.152.591.152.59
Pitch (mm).5.635.5.635
Max Height (mm)1.22.791.22.79
Mechanical Data下载下载下载下载

参数化

Parameters / ModelsCLVTH16543IDGGREP
CLVTH16543IDGGREP
CLVTH16543MDLREP
CLVTH16543MDLREP
V62/04715-01XE
V62/04715-01XE
V62/04715-02YE
V62/04715-02YE
Bits16161616
Operating Temperature Range, C-40 to 85,-55 to 125-40 to 85,-55 to 125-40 to 85,-55 to 125-40 to 85,-55 to 125
Package GroupTSSOPSSOPTSSOPSSOP
Package Size: mm2:W x L, PKG56TSSOP: 113 mm2: 8.1 x 14(TSSOP)56SSOP: 191 mm2: 10.35 x 18.42(SSOP)56TSSOP: 113 mm2: 8.1 x 14(TSSOP)56SSOP: 191 mm2: 10.35 x 18.42(SSOP)
RatingHiRel Enhanced ProductHiRel Enhanced ProductHiRel Enhanced ProductHiRel Enhanced Product
Schmitt TriggerNoNoNoNo
Technology FamilyLVTLVTLVTLVT
VCC(Max), V3.63.63.63.6
VCC(Min), V2.72.72.72.7

生态计划

CLVTH16543IDGGREPCLVTH16543MDLREPV62/04715-01XEV62/04715-02YE
RoHSCompliantCompliantCompliantCompliant

应用须知

  • LVT Family Characteristics (Rev. A)
    PDF, 98 Kb, 修订版: A, 档案已发布: Mar 1, 1998
    To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
  • LVT-to-LVTH Conversion
    PDF, 84 Kb, 档案已发布: Dec 8, 1998
    Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, 修订版: B, 档案已发布: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
    PDF, 105 Kb, 修订版: A, 档案已发布: Aug 1, 1997
    The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors? approaches and discussi
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, 档案已发布: May 1, 1996
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, 档案已发布: May 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features

模型线

制造商分类

  • Semiconductors> Space & High Reliability> Logic Products> Buffers/Drivers/Transceivers> Transceivers