Datasheet Texas Instruments SN74LVTH240 — 数据表

制造商	Texas Instruments
系列	SN74LVTH240

数据表

价格

状态

打包

参数化

Parameters / Models	SN74LVTH240DBLE	SN74LVTH240DBR	SN74LVTH240DW	SN74LVTH240DWG4	SN74LVTH240DWR	SN74LVTH240DWRE4	SN74LVTH240GQNR	SN74LVTH240NSR	SN74LVTH240PW	SN74LVTH240PWLE	SN74LVTH240PWR	SN74LVTH240PWRG4
Approx. Price (US$)	0.31 | 1ku						0.31 | 1ku			0.31 | 1ku
Bits		8	8	8	8	8		8	8		8	8
Bits(#)	8						8			8
F @ Nom Voltage(Max), Mhz		160	160	160	160	160		160	160		160	160
F @ Nom Voltage(Max)(Mhz)	160						160			160
ICC @ Nom Voltage(Max), mA		0.005	0.005	0.005	0.005	0.005		0.005	0.005		0.005	0.005
ICC @ Nom Voltage(Max)(mA)	0.005						0.005			0.005
Input Type	CMOS TTL						CMOS TTL			CMOS TTL
Operating Temperature Range, C		-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85		-40 to 85	-40 to 85		-40 to 85	-40 to 85
Operating Temperature Range(C)	-40 to 85						-40 to 85			-40 to 85
Output Drive (IOL/IOH)(Max), mA		-32/64	-32/64	-32/64	-32/64	-32/64		-32/64	-32/64		-32/64	-32/64
Output Drive (IOL/IOH)(Max)(mA)	-32/64						-32/64			-32/64
Output Type	CMOS						CMOS			CMOS
Package Group	SSOP	SSOP	SOIC	SOIC	SOIC	SOIC	SO SOIC SSOP TSSOP	SO	TSSOP	TSSOP	TSSOP	TSSOP
Package Size: mm2:W x L, PKG		20SSOP: 56 mm2: 7.8 x 7.2(SSOP)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)		20SO: 98 mm2: 7.8 x 12.6(SO)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)		20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Package Size: mm2:W x L (PKG)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)						20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP) 20SSOP: 56 mm2: 7.8 x 7.2(SSOP) 20SO: 98 mm2: 7.8 x 12.6(SO) 20SOIC: 132 mm2: 10.3 x 12.8(SOIC)			20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No	No
Technology Family	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT
VCC(Max), V		3.6	3.6	3.6	3.6	3.6		3.6	3.6		3.6	3.6
VCC(Max)(V)	3.6						3.6			3.6
VCC(Min), V		2.7	2.7	2.7	2.7	2.7		2.7	2.7		2.7	2.7
VCC(Min)(V)	2.7						2.7			2.7
Voltage(Nom), V		3.3	3.3	3.3	3.3	3.3		3.3	3.3		3.3	3.3
Voltage(Nom)(V)	3.3						3.3			3.3
tpd @ Nom Voltage(Max), ns		4.6	4.6	4.6	4.6	4.6		4.6	4.6		4.6	4.6
tpd @ Nom Voltage(Max)(ns)	4.6						4.6			4.6

生态计划

应用须知

• 下载
  LVT Family Characteristics (Rev. A)
  PDF, 98 Kb, 修订版: A, 档案已发布: Mar 1, 1998
  To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
• 下载
  LVT-to-LVTH Conversion
  PDF, 84 Kb, 档案已发布: Dec 8, 1998
  Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
• 下载
  Bus-Hold Circuit
  PDF, 418 Kb, 档案已发布: Feb 5, 2001
  When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

模型线

制造商分类

• Semiconductors> Logic> Buffer/Driver/Transceiver> Inverting Buffer/Driver