Datasheet Texas Instruments THS4271 — 数据表

制造商Texas Instruments
系列THS4271
Datasheet Texas Instruments THS4271

超快超低失真高速放大器

数据表

Low Noise, High Slew Rate, Unity Gain Stable Voltage Feedback Amplifier datasheet
PDF, 1.7 Mb, 修订版: F, 档案已发布: Oct 16, 2009
从文件中提取

价格

状态

THS4271DTHS4271DG4THS4271DGKTHS4271DGNTHS4271DGNG4THS4271DGNRTHS4271DGNRG4THS4271DRTHS4271DRBTTHS4271DRBTG4THS4271DRG4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYesNoYesYesYesYesNoNoYesNo

打包

THS4271DTHS4271DG4THS4271DGKTHS4271DGNTHS4271DGNG4THS4271DGNRTHS4271DGNRG4THS4271DRTHS4271DRBTTHS4271DRBTG4THS4271DRG4
N1234567891011
Pin88888888888
Package TypeDDDGKDGNDGNDGNDGNDDRBDRBD
Industry STD TermSOICSOICVSSOPHVSSOPHVSSOPHVSSOPHVSSOPSOICVSONVSONSOIC
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GS-PDSO-GS-PDSO-GS-PDSO-GS-PDSO-GR-PDSO-GS-PDSO-NS-PDSO-NR-PDSO-G
Package QTY75758080802500250025002502502500
CarrierTUBETUBETUBETUBETUBELARGE T&RLARGE T&RLARGE T&RSMALL T&RSMALL T&RLARGE T&R
Device Marking42714271BEYBFQBFQBFQBFQ4271427142714271
Width (mm)3.913.91333333.91333.91
Length (mm)4.94.9333334.9334.9
Thickness (mm)1.581.58.971.021.021.021.021.58.88.881.58
Pitch (mm)1.271.27.65.65.65.65.651.27.65.651.27
Max Height (mm)1.751.751.071.11.11.11.11.75111.75
Mechanical Data下载下载下载下载下载下载下载下载下载下载下载

参数化

Parameters / ModelsTHS4271D
THS4271D
THS4271DG4
THS4271DG4
THS4271DGK
THS4271DGK
THS4271DGN
THS4271DGN
THS4271DGNG4
THS4271DGNG4
THS4271DGNR
THS4271DGNR
THS4271DGNRG4
THS4271DGNRG4
THS4271DR
THS4271DR
THS4271DRBT
THS4271DRBT
THS4271DRBTG4
THS4271DRBTG4
THS4271DRG4
THS4271DRG4
2nd Harmonic, dBc6565656565656565656565
3rd Harmonic, dBc8080808080808080808080
@ MHz3030303030303030303030
Acl, min spec gain, V/V11111111111
Additional FeaturesN/AN/AN/AN/AN/AN/AN/AN/AN/AN/AN/A
ArchitectureBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FB
BW @ Acl, MHz14001400140014001400140014001400140014001400
CMRR(Min), dB6767676767676767676767
CMRR(Typ), dB7272727272727272727272
GBW(Typ), MHz14001400140014001400140014001400140014001400
Input Bias Current(Max), pA1500000015000000150000001500000015000000150000001500000015000000150000001500000015000000
Iq per channel(Max), mA2424242424242424242424
Iq per channel(Typ), mA2222222222222222222222
Number of Channels11111111111
Offset Drift(Typ), uV/C1010101010101010101010
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Output Current(Typ), mA160160160160160160160160160160160
Package GroupSOICSOICVSSOPMSOP-PowerPADMSOP-PowerPADMSOP-PowerPADMSOP-PowerPADSOICSONSONSOIC
Package Size: mm2:W x L, PKG8SOIC: 29 mm2: 6 x 4.9(SOIC)8SOIC: 29 mm2: 6 x 4.9(SOIC)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8MSOP-PowerPAD: 15 mm2: 4.9 x 3(MSOP-PowerPAD)8SOIC: 29 mm2: 6 x 4.9(SOIC)See datasheet (SON)See datasheet (SON)8SOIC: 29 mm2: 6 x 4.9(SOIC)
Rail-to-RailNoNoNoNoNoNoNoNoNoNoNo
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Slew Rate(Typ), V/us10001000100010001000100010001000100010001000
Total Supply Voltage(Max), +5V=5, +/-5V=101010101010101010101010
Total Supply Voltage(Min), +5V=5, +/-5V=1055555555555
Vn at 1kHz(Typ), nV/rtHz33333333333
Vn at Flatband(Typ), nV/rtHz33333333333
Vos (Offset Voltage @ 25C)(Max), mV1010101010101010101010

生态计划

THS4271DTHS4271DG4THS4271DGKTHS4271DGNTHS4271DGNG4THS4271DGNRTHS4271DGNRG4THS4271DRTHS4271DRBTTHS4271DRBTG4THS4271DRG4
RoHSCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliant

应用须知

  • Wideband Complementary Current Output DAC Single-Ended Interface
    PDF, 597 Kb, 档案已发布: Jun 21, 2005
    High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
  • Noise Analysis for High Speed Op Amps (Rev. A)
    PDF, 256 Kb, 修订版: A, 档案已发布: Jan 17, 2005
    As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

模型线

制造商分类

  • Semiconductors> Amplifiers> Operational Amplifiers (Op Amps)> High-Speed Op Amps (>=50MHz)