Datasheet Texas Instruments TL16C552AIFNG4 — 数据表
| 制造商 | Texas Instruments |
| 系列 | TL16C552A |
| 零件号 | TL16C552AIFNG4 |
具有16字节FIFO和并行端口68-PLCC的双UART
数据表
Dual Asychronous Communications Element With FIFO datasheet
PDF, 488 Kb, 修订版: D, 档案已发布: Jan 21, 1999
从文件中提取
价格
状态
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes |
打包
| Pin | 68 |
| Package Type | FN |
| Industry STD Term | PLCC |
| JEDEC Code | S-PQCC-J |
| Package QTY | 18 |
| Carrier | TUBE |
| Device Marking | TL16C552AIFN |
| Width (mm) | 24.23 |
| Length (mm) | 24.23 |
| Thickness (mm) | 4.06 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 4.57 |
| Mechanical Data | 下载 |
参数化
| Auto RTS/CTS | Yes |
| Baud Rate (max) at Vcc = 1.8V and with 16X Sampling | N/A Mbps |
| Baud Rate (max) at Vcc = 2.5V and with 16X Sampling | N/A Mbps |
| Baud Rate (max) at Vcc = 3.3V and with 16X Sampling | N/A Mbps |
| Baud Rate (max) at Vcc = 5.0V and with 16X Sampling | 1 Mbps |
| CPU Interface | X86 |
| FIFOs | 16 bytes |
| Number of Channels | 2 |
| Operating Temperature Range | -40 to 85,-55 to 125 C |
| Operating Voltage | 5 V |
| Package Group | PLCC |
| Programmable FIFO Trigger Levels | No |
| Rating | Catalog |
| Rx FIFO Trigger Levels | 4 |
| Tx FIFO Trigger Levels | N/A |
生态计划
| RoHS | Compliant |
模型线
系列: TL16C552A (7)
- TL16C552AFN TL16C552AFNG4 TL16C552AFNR TL16C552AFNRG4 TL16C552AIFN TL16C552AIFNG4 TL16C552APN
制造商分类
- Semiconductors > Interface > UART