Datasheet Texas Instruments TLC2552 — 数据表

制造商Texas Instruments
系列TLC2552
Datasheet Texas Instruments TLC2552

12位,400 kSPS ADC,串行输出,与TMS320兼容(最高10MHz),双通道自动扫频

数据表

5 V, Low-Power, 12-Bit, 175/360 KSPS, Serial ADC with AutoPower Down datasheet
PDF, 1.1 Mb, 修订版: D, 档案已发布: Oct 17, 2002
从文件中提取

价格

状态

TLC2552CDGKTLC2552CDGKG4TLC2552IDTLC2552IDG4TLC2552IDGKTLC2552IDGKG4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNoNoNo

打包

TLC2552CDGKTLC2552CDGKG4TLC2552IDTLC2552IDG4TLC2552IDGKTLC2552IDGKG4
N123456
Pin888888
Package TypeDGKDGKDDDGKDGK
Industry STD TermVSSOPVSSOPSOICSOICVSSOPVSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY808075758080
CarrierTUBETUBETUBETUBETUBETUBE
Device MarkingAHHAHH2552I2552IAHIAHI
Width (mm)333.913.9133
Length (mm)334.94.933
Thickness (mm).97.971.581.58.97.97
Pitch (mm).65.651.271.27.65.65
Max Height (mm)1.071.071.751.751.071.07
Mechanical Data下载下载下载下载下载下载

参数化

Parameters / ModelsTLC2552CDGK
TLC2552CDGK
TLC2552CDGKG4
TLC2552CDGKG4
TLC2552ID
TLC2552ID
TLC2552IDG4
TLC2552IDG4
TLC2552IDGK
TLC2552IDGK
TLC2552IDGKG4
TLC2552IDGKG4
# Input Channels222222
Analog Voltage AVDD(Max), V5.55.55.55.55.55.5
Analog Voltage AVDD(Min), V4.54.54.54.54.54.5
ArchitectureSARSARSARSARSARSAR
Digital Supply(Max), V5.55.55.55.55.55.5
Digital Supply(Min), V4.54.54.54.54.54.5
INL(Max), +/-LSB111111
Input Range(Max), V5.55.55.55.55.55.5
Input TypeSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-EndedSingle-Ended
Integrated FeaturesN/AN/AN/AN/AN/AN/A
InterfaceSPISPISPISPISPISPI
Multi-Channel ConfigurationMultiplexedMultiplexedMultiplexedMultiplexedMultiplexedMultiplexed
Operating Temperature Range, C-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70-40 to 85,0 to 70
Package GroupVSSOPVSSOPSOICSOICVSSOPVSSOP
Package Size: mm2:W x L, PKG8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8SOIC: 29 mm2: 6 x 4.9(SOIC)8SOIC: 29 mm2: 6 x 4.9(SOIC)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)8VSSOP: 15 mm2: 4.9 x 3(VSSOP)
Power Consumption(Typ), mW151515151515
RatingCatalogCatalogCatalogCatalogCatalogCatalog
Reference ModeExtExtExtExtExtExt
Resolution, Bits121212121212
SINAD, dB727272727272
SNR, dB727272727272
Sample Rate (max), SPS400kSPS400kSPS400kSPS400kSPS400kSPS400kSPS
Sample Rate(Max), MSPS0.40.40.40.40.40.4
THD(Typ), dB-84-84-84-84-84-84

生态计划

TLC2552CDGKTLC2552CDGKG4TLC2552IDTLC2552IDG4TLC2552IDGKTLC2552IDGKG4
RoHSCompliantCompliantCompliantCompliantCompliantCompliant

应用须知

  • Interfacing the TLC2552 and TLV2542 to the MSP430F149
    PDF, 123 Kb, 档案已发布: Feb 10, 2003
    This application note discusses the features of the TLC2552 and TLV2542 ADC. An SPI interface code example for the MSP430F149 to the TLC2552 ADC, and for the MSP430F149 to the TLV2542 ADC, are also presented.
  • Determining Minimum Acquisition Times for SAR ADCs, part 2
    PDF, 215 Kb, 档案已发布: Mar 17, 2011
    The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

模型线

制造商分类

  • Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)