Datasheet Texas Instruments TLV0838 — 数据表

制造商	Texas Instruments
系列	TLV0838

8位37.9 kSPS ADC串行输出，比率运算或Vcc参考，兼容TTL / MOS输入和输出，8通道

数据表

下载

PDF, 1.4 Mb, 修订版: B, 档案已发布: Oct 13, 2000

从文件中提取

价格

状态

	TLV0838CDW	TLV0838CDWG4	TLV0838CDWR	TLV0838CDWRG4	TLV0838CN	TLV0838CPW	TLV0838CPWG4	TLV0838CPWR	TLV0838IDW	TLV0838IDWG4	TLV0838IDWR	TLV0838IPW	TLV0838IPWG4	TLV0838IPWR	TLV0838IPWRG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No

打包

	TLV0838CDW	TLV0838CDWG4	TLV0838CDWR	TLV0838CDWRG4	TLV0838CN	TLV0838CPW	TLV0838CPWG4	TLV0838CPWR	TLV0838IDW	TLV0838IDWG4	TLV0838IDWR	TLV0838IPW	TLV0838IPWG4	TLV0838IPWR	TLV0838IPWRG4
N	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Pin	20	20	20	20	20	20	20	20	20	20	20	20	20	20	20
Package Type	DW	DW	DW	DW	N	PW	PW	PW	DW	DW	DW	PW	PW	PW	PW
Industry STD Term	SOIC	SOIC	SOIC	SOIC	PDIP	TSSOP	TSSOP	TSSOP	SOIC	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	25	2000	2000	20	70	70	2000	25	25	2000	70	70	2000
Carrier	TUBE	TUBE	LARGE T&R	LARGE T&R	TUBE	TUBE	TUBE	LARGE T&R	TUBE	TUBE	LARGE T&R	TUBE	TUBE	LARGE T&R
Device Marking	TLV0838C	TLV0838C	TLV0838C	TLV0838C	TLV0838CN	TLV0838C	TLV0838C	TLV0838C	TLV0838I	TLV0838I	TLV0838I	TLV0838I	TLV0838I	TLV0838I
Width (mm)	7.5	7.5	7.5	7.5	6.35	4.4	4.4	4.4	7.5	7.5	7.5	4.4	4.4	4.4	4.4
Length (mm)	12.8	12.8	12.8	12.8	24.33	6.5	6.5	6.5	12.8	12.8	12.8	6.5	6.5	6.5	6.5
Thickness (mm)	2.35	2.35	2.35	2.35	4.57	1	1	1	2.35	2.35	2.35	1	1	1	1
Pitch (mm)	1.27	1.27	1.27	1.27	2.54	.65	.65	.65	1.27	1.27	1.27	.65	.65	.65	.65
Max Height (mm)	2.65	2.65	2.65	2.65	5.08	1.2	1.2	1.2	2.65	2.65	2.65	1.2	1.2	1.2	1.2
Mechanical Data	下载	下载	下载	下载	下载	下载	下载	下载	下载	下载	下载	下载	下载	下载	下载

参数化

Parameters / Models	TLV0838CDW	TLV0838CDWG4	TLV0838CDWR	TLV0838CDWRG4	TLV0838CN	TLV0838CPW	TLV0838CPWG4	TLV0838CPWR	TLV0838IDW	TLV0838IDWG4	TLV0838IDWR	TLV0838IPW	TLV0838IPWG4	TLV0838IPWR	TLV0838IPWRG4
# Input Channels	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
Analog Voltage AVDD(Max), V	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
Analog Voltage AVDD(Max)(V)															3.6
Analog Voltage AVDD(Min), V	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7
Analog Voltage AVDD(Min)(V)															2.7
Approx. Price (US$)															1.52 \| 1ku
Architecture	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR	SAR
Digital Supply(Max), V	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
Digital Supply(Max)(V)															3.6
Digital Supply(Min), V	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7
Digital Supply(Min)(V)															2.7
INL(Max), +/-LSB	1	1	1	1	1	1	1	1	1	1	1	1	1	1
INL(Max)(+/-LSB)															1
Input Range(Max), V	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
Input Range(Max)(V)															3.6
Input Type	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential,Pseudo-Differential,Single-Ended	Differential Pseudo-Differential Single-Ended
Integrated Features	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Interface	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI
Multi-Channel Configuration	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed	Multiplexed
Operating Temperature Range, C	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70	-40 to 85,0 to 70
Operating Temperature Range(C)															-40 to 85 0 to 70
Package Group	SOIC	SOIC	SOIC	SOIC	PDIP	TSSOP	TSSOP	TSSOP	SOIC	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP
Package Size: mm2:W x L, PKG	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	See datasheet (PDIP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Package Size: mm2:W x L (PKG)															See datasheet (PDIP)
Power Consumption(Typ), mW	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66	0.66
Power Consumption(Typ)(mW)															0.66
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Reference Mode	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext	Ext
Resolution, Bits	8	8	8	8	8	8	8	8	8	8	8	8	8	8
Resolution(Bits)															8
Sample Rate (max), SPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS	31kSPS
Sample Rate (max)(SPS)															31kSPS
Sample Rate(Max), MSPS	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031	0.031

生态计划

	TLV0838CDW	TLV0838CDWG4	TLV0838CDWR	TLV0838CDWRG4	TLV0838CN	TLV0838CPW	TLV0838CPWG4	TLV0838CPWR	TLV0838IDW	TLV0838IDWG4	TLV0838IDWR	TLV0838IPW	TLV0838IPWG4	TLV0838IPWR	TLV0838IPWRG4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Not Compliant
Pb Free	Yes	No

应用须知

下载
Determining Minimum Acquisition Times for SAR ADCs, part 2
PDF, 215 Kb, 档案已发布: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

模型线

系列: TLV0838 (15)

TLV0838CDW TLV0838CDWG4 TLV0838CDWR TLV0838CDWRG4 TLV0838CN TLV0838CPW TLV0838CPWG4 TLV0838CPWR TLV0838IDW TLV0838IDWG4 TLV0838IDWR TLV0838IPW TLV0838IPWG4 TLV0838IPWR TLV0838IPWRG4

制造商分类

Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)