Datasheet Texas Instruments TLV1548-Q1 — 数据表
| 制造商 | Texas Instruments |
| 系列 | TLV1548-Q1 |
具有串行控制和8个模拟输入的汽车低压10位模数转换器
数据表
Low-Voltage 10-Bit Analog-to-Digital Converter w/Serial Control & 8 Analog Input datasheet
PDF, 532 Kb, 修订版: B, 档案已发布: Apr 30, 2008
从文件中提取
价格
状态
| TLV1548QDBRG4Q1 | TLV1548QDBRQ1 | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes | Yes |
打包
| TLV1548QDBRG4Q1 | TLV1548QDBRQ1 | |
|---|---|---|
| N | 1 | 2 |
| Pin | 20 | 20 |
| Package Type | DB | DB |
| Industry STD Term | SSOP | SSOP |
| JEDEC Code | R-PDSO-G | R-PDSO-G |
| Package QTY | 2000 | 2000 |
| Carrier | LARGE T&R | LARGE T&R |
| Device Marking | 1548Q1 | 1548Q1 |
| Width (mm) | 5.3 | 5.3 |
| Length (mm) | 7.2 | 7.2 |
| Thickness (mm) | 1.95 | 1.95 |
| Pitch (mm) | .65 | .65 |
| Max Height (mm) | 2 | 2 |
| Mechanical Data | 下载 | 下载 |
参数化
| Parameters / Models | TLV1548QDBRG4Q1 | TLV1548QDBRQ1 |
|---|---|---|
| # Input Channels | 8 | 8 |
| Analog Voltage AVDD(Max), V | 5.5 | 5.5 |
| Analog Voltage AVDD(Min), V | 2.7 | 2.7 |
| Architecture | SAR | SAR |
| Digital Supply(Max), V | 5.5 | 5.5 |
| Digital Supply(Min), V | 2.7 | 2.7 |
| INL(Max), +/-LSB | 1 | 1 |
| Input Range(Max), V | 5.5 | 5.5 |
| Input Type | Single-Ended | Single-Ended |
| Integrated Features | N/A | N/A |
| Interface | SPI | SPI |
| Multi-Channel Configuration | Multiplexed | Multiplexed |
| Operating Temperature Range, C | -40 to 125 | -40 to 125 |
| Package Group | SSOP | SSOP |
| Package Size: mm2:W x L, PKG | 20SSOP: 56 mm2: 7.8 x 7.2(SSOP) | 20SSOP: 56 mm2: 7.8 x 7.2(SSOP) |
| Power Consumption(Typ), mW | 1.05 | 1.05 |
| Rating | Automotive | Automotive |
| Reference Mode | Ext | Ext |
| Resolution, Bits | 10 | 10 |
| SINAD, dB | N/A | N/A |
| Sample Rate (max), SPS | 85kSPS | 85kSPS |
| Sample Rate(Max), MSPS | 0.085 | 0.085 |
| THD(Typ), dB | N/A | N/A |
生态计划
| TLV1548QDBRG4Q1 | TLV1548QDBRQ1 | |
|---|---|---|
| RoHS | Compliant | Compliant |
应用须知
- Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Kb, 修订版: A, 档案已发布: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, 档案已发布: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
模型线
系列: TLV1548-Q1 (2)
制造商分类
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)