Datasheet Texas Instruments TLV2760 — 数据表
制造商 | Texas Instruments |
系列 | TLV2760 |
具有关断状态的单路1.8V,微功耗,轨至轨,单电源放大器
数据表
Family of 1.8-V MicroPower Rail-to-Rail Input/Output Op Amps with Shutdown datasheet
PDF, 1.8 Mb, 修订版: F, 档案已发布: Aug 20, 2013
从文件中提取
价格
状态
TLV2760ID | TLV2760IDBVR | TLV2760IDBVT | TLV2760IDBVTG4 | TLV2760IDG4 | TLV2760IP | TLV2760IPE4 | |
---|---|---|---|---|---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | Yes | Yes | Yes | Yes | Yes | Yes | No |
打包
TLV2760ID | TLV2760IDBVR | TLV2760IDBVT | TLV2760IDBVTG4 | TLV2760IDG4 | TLV2760IP | TLV2760IPE4 | |
---|---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
Pin | 8 | 6 | 6 | 6 | 8 | 8 | 8 |
Package Type | D | DBV | DBV | DBV | D | P | P |
Industry STD Term | SOIC | SOT-23 | SOT-23 | SOT-23 | SOIC | PDIP | PDIP |
JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDIP-T | R-PDIP-T |
Package QTY | 75 | 3000 | 250 | 250 | 75 | 50 | 50 |
Carrier | TUBE | LARGE T&R | SMALL T&R | SMALL T&R | TUBE | TUBE | TUBE |
Device Marking | T2760I | VANI | VANI | VANI | T2760I | T2760I | T2760I |
Width (mm) | 3.91 | 1.6 | 1.6 | 1.6 | 3.91 | 6.35 | 6.35 |
Length (mm) | 4.9 | 2.9 | 2.9 | 2.9 | 4.9 | 9.81 | 9.81 |
Thickness (mm) | 1.58 | 1.2 | 1.2 | 1.2 | 1.58 | 3.9 | 3.9 |
Pitch (mm) | 1.27 | .95 | .95 | .95 | 1.27 | 2.54 | 2.54 |
Max Height (mm) | 1.75 | 1.45 | 1.45 | 1.45 | 1.75 | 5.08 | 5.08 |
Mechanical Data | 下载 | 下载 | 下载 | 下载 | 下载 | 下载 | 下载 |
参数化
Parameters / Models | TLV2760ID | TLV2760IDBVR | TLV2760IDBVT | TLV2760IDBVTG4 | TLV2760IDG4 | TLV2760IP | TLV2760IPE4 |
---|---|---|---|---|---|---|---|
Additional Features | Shutdown | Shutdown | Shutdown | Shutdown | Shutdown | Shutdown | Shutdown |
Architecture | CMOS | CMOS | CMOS | CMOS | CMOS | CMOS | CMOS |
CMRR(Min), dB | 55 | 55 | 55 | 55 | 55 | 55 | 55 |
CMRR(Typ), dB | 76 | 76 | 76 | 76 | 76 | 76 | 76 |
GBW(Typ), MHz | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 |
Input Bias Current(Max), pA | 15 | 15 | 15 | 15 | 15 | 15 | 15 |
Iq per channel(Max), mA | 0.028 | 0.028 | 0.028 | 0.028 | 0.028 | 0.028 | 0.028 |
Iq per channel(Typ), mA | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 |
Number of Channels | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
Offset Drift(Typ), uV/C | 9 | 9 | 9 | 9 | 9 | 9 | 9 |
Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 |
Output Current(Typ), mA | 7 | 7 | 7 | 7 | 7 | 7 | 7 |
Package Group | SOIC | SOT-23 | SOT-23 | SOT-23 | SOIC | PDIP | PDIP |
Package Size: mm2:W x L, PKG | 8SOIC: 29 mm2: 6 x 4.9(SOIC) | 6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23) | 6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23) | 6SOT-23: 8 mm2: 2.8 x 2.9(SOT-23) | 8SOIC: 29 mm2: 6 x 4.9(SOIC) | See datasheet (PDIP) | See datasheet (PDIP) |
Rail-to-Rail | In,Out | In,Out | In,Out | In,Out | In,Out | In,Out | In,Out |
Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
Slew Rate(Typ), V/us | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 |
Total Supply Voltage(Max), +5V=5, +/-5V=10 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 |
Total Supply Voltage(Min), +5V=5, +/-5V=10 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 |
Vn at 1kHz(Typ), nV/rtHz | 95 | 95 | 95 | 95 | 95 | 95 | 95 |
Vos (Offset Voltage @ 25C)(Max), mV | 3.5 | 3.5 | 3.5 | 3.5 | 3.5 | 3.5 | 3.5 |
生态计划
TLV2760ID | TLV2760IDBVR | TLV2760IDBVT | TLV2760IDBVTG4 | TLV2760IDG4 | TLV2760IP | TLV2760IPE4 | |
---|---|---|---|---|---|---|---|
RoHS | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant |
Pb Free | Yes | Yes |
应用须知
- TLV276x EMI Immunity PerformancePDF, 90 Kb, 档案已发布: Nov 15, 2012
模型线
系列: TLV2760 (7)
制造商分类
- Semiconductors> Amplifiers> Operational Amplifiers (Op Amps)> Ultra-Low-Power Op Amps (<=250uA)