Datasheet Texas Instruments TLV320ADC3001 — 数据表
制造商 | Texas Instruments |
系列 | TLV320ADC3001 |
SNR为92dB的低功耗立体声ADC(ADC3001)
数据表
TLV320ADC3001 Low-Power Stereo ADC With Embedded miniDSP for Wireless Handsets and Portable Audio datasheet
PDF, 1.4 Mb, 修订版: D, 档案已发布: Aug 31, 2015
从文件中提取
价格
状态
TLV320ADC3001IYZHR | TLV320ADC3001IYZHT | |
---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | Yes | No |
打包
TLV320ADC3001IYZHR | TLV320ADC3001IYZHT | |
---|---|---|
N | 1 | 2 |
Pin | 16 | 16 |
Package Type | YZH | YZH |
Industry STD Term | DSBGA | DSBGA |
JEDEC Code | S-XBGA-N | S-XBGA-N |
Package QTY | 3000 | 250 |
Carrier | LARGE T&R | SMALL T&R |
Device Marking | ADC3001 | ADC3001 |
Thickness (mm) | .48 | .48 |
Pitch (mm) | .5 | .5 |
Max Height (mm) | .625 | .625 |
Mechanical Data | 下载 | 下载 |
参数化
Parameters / Models | TLV320ADC3001IYZHR | TLV320ADC3001IYZHT |
---|---|---|
ADC Channels | 2 | 2 |
ADC SNR(Typ), dB | 92 | 92 |
Additional Features | Low-latency IIR linear-phase FIR filters,Analog Mic support | Low-latency IIR linear-phase FIR filters,Analog Mic support |
Analog Inputs | 3 | 3 |
Control Interface | I2C | I2C |
Digital Audio Interface | L,R,I2S,DSP,TDM,PCM | L,R,I2S,DSP,TDM,PCM |
Package Size: mm2:W x L, PKG | See datasheet (DSBGA) | See datasheet (DSBGA) |
Sampling Rate(Max), kHz | 96 | 96 |
生态计划
TLV320ADC3001IYZHR | TLV320ADC3001IYZHT | |
---|---|---|
RoHS | Compliant | Compliant |
应用须知
- Coefficient RAM Access Mechanisms.. (Rev. D)PDF, 140 Kb, 修订版: D, 档案已发布: Jan 25, 2012
- Interfacing an I2S Device to an MSP430 Device (Rev. A)PDF, 72 Kb, 修订版: A, 档案已发布: Mar 22, 2010
The MSP430 series of microprocessors are fast powerful devices ideally suited for use with the various wireless transceivers offered by Texas Instruments. In streaming audio applications, however, it is desirable that the microprocessor support an audio bus to allow for interconnection to an audio CODEC. This application note describes how to create an I2S-like bus (left-justified mode) from an SP - Audio Serial Interface Configurations for Audio CodecsPDF, 70 Kb, 档案已发布: Sep 22, 2010
An audio serial interface (ASI) provides a means to transfer non-buffered audio data between processors and/or audio converters. These data are typically encoded in PCM twos complement format, although other format variations may be possible to achieve companding for lower data rate transfers. Audio converters based on the delta-sigma (О”ОЈ) architecture require an internal master clock
模型线
系列: TLV320ADC3001 (2)
制造商分类
- Semiconductors> Audio> Audio Converters> Audio ADC