Datasheet Texas Instruments TLV5619-EP — 数据表
| 制造商 | Texas Instruments |
| 系列 | TLV5619-EP |
增强型产品12位，单通道Dac，并行，电压输出，低功耗
数据表
2.7 V to 5.5 V 12-Bit Parallel Digital-to-Analog Converter with Power Down datasheet
PDF, 1.4 Mb, 修订版: A, 档案已发布: Dec 5, 2003
从文件中提取
价格
状态
| TLV5619QDWREP | V62/03615-01XE | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No |
打包
| TLV5619QDWREP | V62/03615-01XE | |
|---|---|---|
| N | 1 | 2 |
| Pin | 20 | 20 |
| Package Type | DW | DW |
| Industry STD Term | SOIC | SOIC |
| JEDEC Code | R-PDSO-G | R-PDSO-G |
| Package QTY | 2000 | 2000 |
| Carrier | LARGE T&R | LARGE T&R |
| Device Marking | TLV5619QEP | TLV5619QEP |
| Width (mm) | 7.5 | 7.5 |
| Length (mm) | 12.8 | 12.8 |
| Thickness (mm) | 2.35 | 2.35 |
| Pitch (mm) | 1.27 | 1.27 |
| Max Height (mm) | 2.65 | 2.65 |
| Mechanical Data | 下载 | 下载 |
参数化
| Parameters / Models | TLV5619QDWREP | V62/03615-01XE |
|---|---|---|
| Architecture | String | String |
| DAC Channels | 1 | 1 |
| DNL(Max), +/-LSB | 1 | 1 |
| Gain Error(Max), %FSR | 0.5 | 0.5 |
| INL(Max), +/-LSB | 4 | 4 |
| Interface | Parallel | Parallel |
| Operating Temperature Range, C | -40 to 125 | -40 to 125 |
| Output Range Max., mA | 5.1 | 5.1 |
| Output Type | Buffered Voltage | Buffered Voltage |
| Package Group | SOIC | SOIC |
| Package Size: mm2:W x L, PKG | 20SOIC: 132 mm2: 10.3 x 12.8(SOIC) | 20SOIC: 132 mm2: 10.3 x 12.8(SOIC) |
| Power Consumption(Typ), mW | 4.3 | 4.3 |
| Rating | HiRel Enhanced Product | HiRel Enhanced Product |
| Reference: Type | Ext | Ext |
| Resolution, Bits | 12 | 12 |
| SFDR, dB | 72 | 72 |
| SFDR(Typ), dB | 72 | 72 |
| SNR, dB | 78 | 78 |
| SNR(Typ), dB | 78 | 78 |
| Sample / Update Rate, MSPS | 1 | 1 |
| Settling Time, µs | 1 | 1 |
生态计划
| TLV5619QDWREP | V62/03615-01XE | |
|---|---|---|
| RoHS | Compliant | Compliant |
模型线
系列: TLV5619-EP (2)
制造商分类
- Semiconductors> Space & High Reliability> Data Converter> Digital to Analog Converters