Datasheet Linear Technology LTC2293 — 数据表

制造商	Linear Technology
系列	LTC2293

双路12位65Msps低功耗3V ADC

数据表

PDF, 1.1 Mb, 语言: en, 文件上传: Aug 20, 2017, 页数: 28
Dual 12-Bit, 65Msps Low Power 3V ADCs

从文件中提取

	LTC2293CUP#PBF	LTC2293CUP#TRPBF	LTC2293IUP#PBF	LTC2293IUP#TRPBF
N	1	2	3	4
Package	9x9 QFN-64 包装外形图	9x9 QFN-64 包装外形图	9x9 QFN-64 包装外形图	9x9 QFN-64 包装外形图
Package Code	UP	UP	UP	UP
Package Index	05-08-1705	05-08-1705	05-08-1705	05-08-1705
Pin Count	64	64	64	64

Parameters / Models	LTC2293CUP#PBF	LTC2293CUP#TRPBF	LTC2293IUP#PBF	LTC2293IUP#TRPBF
ADC INL, LSB	0.3	0.3	0.3	0.3
ADCs	2	2	2	2
Architecture	Pipeline	Pipeline	Pipeline	Pipeline
Bipolar/Unipolar Input	Unipolar, Bipolar	Unipolar, Bipolar	Unipolar, Bipolar	Unipolar, Bipolar
Bits, bits	12	12	12	12
Number of Channels	2	2	2	2
DNL, LSB	0.15	0.15	0.15	0.15
Demo Boards	DC816A-I,DC816A-N,DC851A-I,DC851A-N	DC816A-I,DC816A-N,DC851A-I,DC851A-N	DC816A-I,DC816A-N,DC851A-I,DC851A-N	DC816A-I,DC816A-N,DC851A-I,DC851A-N
Export Control	no	no	no	no
Features	Simultaneous Sampling, Clock Duty Cycle Stabilizer	Simultaneous Sampling, Clock Duty Cycle Stabilizer	Simultaneous Sampling, Clock Duty Cycle Stabilizer	Simultaneous Sampling, Clock Duty Cycle Stabilizer
I/O	Parallel CMOS	Parallel CMOS	Parallel CMOS	Parallel CMOS
Input Drive	Differential, Single-Ended	Differential, Single-Ended	Differential, Single-Ended	Differential, Single-Ended
Input Span	1Vpp to 2Vpp	1Vpp to 2Vpp	1Vpp to 2Vpp	1Vpp to 2Vpp
Internal Reference	yes	yes	yes	yes
Latency	5	5	5	5
Operating Temperature Range, °C	0 to 70	0 to 70	-40 to 85	-40 to 85
Power, mW	400	400	400	400
SFDR, dB	90	90	90	90
SINAD, dB	71.3	71.3	71.3	71.3
SNR, dB	71.3	71.3	71.3	71.3
Simultaneous	yes	yes	yes	yes
Speed, ksps	65000	65000	65000	65000
Supply Voltage Range	3V	3V	3V	3V

	LTC2293CUP#PBF	LTC2293CUP#TRPBF	LTC2293IUP#PBF	LTC2293IUP#TRPBF
RoHS	Compliant	Compliant	Compliant	Compliant

系列: LTC2293 (4)

Data Conversion > Analog-to-Digital Converters (ADC) > High Speed ADCs (Fs >=10Msps)