Datasheet Analog Devices AD9522-0BCPZ — 数据表

FUNCTIONAL BLOCK DIAGRAM APPLICATIONS
Low jitter, low phase noise clock distribution
Clock generation and translation for SONET, 10Ge, 10G FC,
and other 10 Gbps protocols
Forward error correction (G.710)
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
ATE and high performance instrumentation
Broadband infrastructures GENERAL DESCRIPTION
The AD9522-01 provides a multioutput clock distribution
function with subpicosecond jitter performance, along with an
on-chip PLL and VCO. The on-chip VCO tunes from 2.53 GHz
to 2.95 GHz. An external 3.3 V/5 V VCO/VCXO of up to 2.4 GHz
can also be used.
1 CP OPTIONAL REF1 REFIN REFIN CLK REF2 LF STATUS
MONITOR
PLL Low phase noise, phase-locked loop (PLL)
On-chip voltage controlled oscillator (VCO) tunes from
2.53 GHz to 2.95 GHz
Supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz
1 differential or 2 single-ended reference inputs
Accepts CMOS, LVPECL, or LVDS references to 250 MHz
Accepts 16.62 MHz to 33.3 MHz crystal for reference input …