Datasheet Texas Instruments OPA4820ID — 数据表
| 制造商 | Texas Instruments |
| 系列 | OPA4820 |
| 零件号 | OPA4820ID |
四路，单位增益，低噪声，电压反馈运算放大器14-SOIC -40至85
数据表
Quad, Unity-Gain, Low-Noise, Voltage-Feedback Operational Amplifier datasheet
PDF, 840 Kb, 修订版: D, 档案已发布: Aug 28, 2008
从文件中提取
价格
状态
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes |
打包
| Pin | 14 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 50 |
| Carrier | TUBE |
| Device Marking | OPA4820 |
| Width (mm) | 3.91 |
| Length (mm) | 8.65 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | 下载 |
参数化
| 2nd Harmonic | 84 dBc |
| 3rd Harmonic | 92 dBc |
| @ MHz | 1 |
| Acl, min spec gain | 1 V/V |
| Additional Features | N/A |
| Architecture | Bipolar,Voltage FB |
| BW @ Acl | 650 MHz |
| CMRR(Min) | 76 dB |
| CMRR(Typ) | 85 dB |
| GBW(Typ) | 650 MHz |
| Input Bias Current(Max) | 20000000 pA |
| Iq per channel(Max) | 5.85 mA |
| Iq per channel(Typ) | 5.6 mA |
| Number of Channels | 4 |
| Offset Drift(Typ) | 4 uV/C |
| Operating Temperature Range | -40 to 85 C |
| Output Current(Typ) | 85 mA |
| Package Group | SOIC |
| Package Size: mm2:W x L | 14SOIC: 52 mm2: 6 x 8.65(SOIC) PKG |
| Rail-to-Rail | No |
| Rating | Catalog |
| Slew Rate(Typ) | 240 V/us |
| Total Supply Voltage(Max) | 12 +5V=5, +/-5V=10 |
| Total Supply Voltage(Min) | 5 +5V=5, +/-5V=10 |
| Vn at 1kHz(Typ) | 2.5 nV/rtHz |
| Vn at Flatband(Typ) | 2.5 nV/rtHz |
| Vos (Offset Voltage @ 25C)(Max) | 0.8 mV |
生态计划
| RoHS | Compliant |
设计套件和评估模块
- Evaluation Modules & Boards: DEM-OPA-SO-4A
DEM-OPA-SO-4A
Lifecycle Status: Active (Recommended for new designs) - Evaluation Modules & Boards: DEM-OPA-TSSOP-4A
DEM-OPA-TSSOP-4A
Lifecycle Status: Active (Recommended for new designs)
应用须知
- RLC Filter Design for ADC Interface Applications (Rev. A)PDF, 299 Kb, 修订版: A, 档案已发布: May 13, 2015
As high performance Analog-to-Digital Converters (ADCs) continue to improve in their performance, the last stage interface from the final amplifier into the converter inputs becomes a critical element in the system design if the full converter dynamic range is desired. This application note describes the performance and design equations for a simple passive 2nd-order filter used successfully in AD - ADS5500, OPA695: PC Board Layout for Low Distortion High-Speed ADC DriversPDF, 273 Kb, 档案已发布: Apr 22, 2004
Once an analog-to-digital converter (ADC) and a driver/interface have been selected for a given application, the next step to achieving excellent performance is laying out the printed circuit board (PCB) that will support the application. This application report describes several techniques for optimizing a high-speed, 14-bit performance, differential driver PCB layout using a wideband operation - Measuring Board Parasitics in High-Speed Analog DesignPDF, 134 Kb, 档案已发布: Jul 7, 2003
Successful circuit designs using high-speed amplifiers can depend upon understanding and identifying parasitic PCB components. Simulating a design while including PCB parasitics can protect against unpleasant production surprises. This application report discusses an easy method for measuring parasitic components in a prototype or final PC board design by using a standard oscilloscope and low freq
模型线
系列: OPA4820 (6)
- OPA4820ID OPA4820IDG4 OPA4820IDR OPA4820IPWR OPA4820IPWT OPA4820IPWTG4
制造商分类
- Semiconductors > Amplifiers > Operational Amplifiers (Op Amps) > High-Speed Op Amps (>=50MHz)