Datasheet MCP660, MCP661, MCP662, MCP663, MCP664, MCP665, MCP669 (Microchip) - 3

link to page 21 link to page 21 link to page 6 link to page 3 link to page 3 link to page 3 link to page 7
MCP660/1/2/3/4/5/9 1.0 ELECTRICAL † Notice:
Stresses above those listed under “Absolute
CHARACTERISTICS
Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions
1.1 Absolute Maximum Ratings †
above those indicated in the operational listings of this V specification is not implied. Exposure to maximum rat- DD – VSS ...6.5V ing conditions for extended periods may affect device Current at Input Pins ..±2 mA reliability. Analog Inputs (VIN+ and VIN–) †† . VSS – 1.0V to VDD + 1.0V All Other Inputs and Outputs ... V
††
See
Section 4.1.2 “Input Voltage and Current
SS – 0.3V to VDD + 0.3V Output Short Circuit Current .. Continuous
Limits”
. Current at Output and Supply Pins ..±150 mA Storage Temperature ...-65°C to +150°C Maximum Junction Temperature .. +150°C ESD protection on all pins (HBM, MM)  1 kV, 200V
1.2 Specifications DC ELECTRICAL SPECIFICATIONS Electrical Characteristics:
Unless otherwise indicated, TA = +25°C, VDD = +2.5V to +5.5V, VSS = GND, VCM = VDD/3, VOUT  VDD/2, VL = VDD/2, RL = 1 k to VL and CS = VSS (refer to Figure 1-2).
Parameters Sym. Min. Typ. Max. Units Conditions Input Offset
Input Offset Voltage VOS -8 ±1.8 +8 mV Input Offset Voltage Drift VOS/TA — ±2.0 — µV/°C TA = -40°C to +125°C Power Supply Rejection Ratio PSRR 61 76 — dB
Input Current and Impedance
Input Bias Current IB — 6 — pA Across Temperature IB — 130 — TA = +85°C Across Temperature IB — 1700 5000 TA = +125°C Input Offset Current IOS — ±10 — pA Common-Mode Input ZCM — 1013||9 — ||pF Impedance Differential Input Impedance ZDIFF — 1013||2 — ||pF
Common Mode
Common-Mode Input Voltage VCMR VSS  — VDD  V
Note 1
Range 0.3 1.3 Common-Mode Rejection Ratio CMRR 64 79 — dB VDD = 2.5V, VCM = -0.3V to 1.2V 66 81 — dB VDD = 5.5V, VCM = -0.3V to 4.2V
Open-Loop Gain
DC Open-Loop Gain AOL 88 117 — dB VDD = 2.5V, VOUT = 0.3V to 2.2V (large signal) 94 126 — dB VDD = 5.5V, VOUT = 0.3V to 5.2V
Output
Maximum Output Voltage Swing VOL, VOH VSS + 25 — VDD  25 mV VDD = 2.5V, G = +2, 0.5V Input Overdrive VSS + 50 — VDD  50 VDD = 5.5V, G = +2, 0.5V Input Overdrive Output Short-Circuit Current ISC ±45 ±90 ±145 mA VDD = 2.5V
(Note 2)
±40 ±80 ±150 VDD = 5.5V
(Note 2) Note 1:
See Figure 2-5 for temperature effects.
2:
The ISC specifications are for design guidance only; they are not tested.  2009-2014 Microchip Technology Inc. DS20002194E-page 3 Document Outline 60 MHz, 32 V/µs Rail-to-Rail Output (RRO) Op Amps Features: Typical Applications: Design Aids: Description: Typical Application Circuit High Gain-Bandwidth Op Amp Portfolio Package Types 1.0 Electrical Characteristics 1.1 Absolute Maximum Ratings † 1.2 Specifications DC Electrical Specifications AC Electrical Specifications Digital Electrical Specifications Temperature Specifications 1.3 Timing Diagram FIGURE 1-1: Timing Diagram. 1.4 Test Circuits FIGURE 1-2: AC and DC Test Circuit for Most Specifications. 2.0 Typical Performance Curves 2.1 DC Signal Inputs FIGURE 2-1: Input Offset Voltage. FIGURE 2-2: Input Offset Voltage Drift. FIGURE 2-3: Input Offset Voltage vs. Power Supply Voltage with VCM = 0V. FIGURE 2-4: Input Offset Voltage vs. Output Voltage. FIGURE 2-5: Low-Input Common-Mode Voltage Headroom vs. Ambient Temperature. FIGURE 2-6: High-Input Common-Mode Voltage Headroom vs. Ambient Temperature. FIGURE 2-7: Input Offset Voltage vs. Common-Mode Voltage with VDD = 2.5V. FIGURE 2-8: Input Offset Voltage vs. Common-Mode Voltage with VDD = 5.5V. FIGURE 2-9: CMRR and PSRR vs. Ambient Temperature. FIGURE 2-10: DC Open-Loop Gain vs. Ambient Temperature. FIGURE 2-11: DC Open-Loop Gain vs. Load Resistance. FIGURE 2-12: Input Bias and Offset Currents vs. Ambient Temperature with VDD = 5.5V. FIGURE 2-13: Input Bias Current vs. Input Voltage (below VSS). FIGURE 2-14: Input Bias and Offset Currents vs. Common-Mode Input Voltage with TA = +85°C. FIGURE 2-15: Input Bias and Offset Currents vs. Common-Mode Input Voltage with TA = +125°C. 2.2 Other DC Voltages and Currents FIGURE 2-16: Output Voltage Headroom vs. Output Current. FIGURE 2-17: Output Voltage Headroom vs. Ambient Temperature. FIGURE 2-18: Output Short Circuit Current vs. Power Supply Voltage. FIGURE 2-19: Supply Current vs. Power Supply Voltage. FIGURE 2-20: Supply Current vs. Common-Mode Input Voltage. 2.3 Frequency Response FIGURE 2-21: CMRR and PSRR vs. Frequency. FIGURE 2-22: Open-Loop Gain vs. Frequency. FIGURE 2-23: Gain-Bandwidth Product and Phase Margin vs. Ambient Temperature. FIGURE 2-24: Gain-Bandwidth Product and Phase Margin vs. Common-Mode Input Voltage. FIGURE 2-25: Gain-Bandwidth Product and Phase Margin vs. Output Voltage. FIGURE 2-26: Closed-Loop Output Impedance vs. Frequency. FIGURE 2-27: Gain Peaking vs. Normalized Capacitive Load. FIGURE 2-28: Channel-to-Channel Separation vs. Frequency. 2.4 Noise and Distortion FIGURE 2-29: Input Noise Voltage Density vs. Frequency. FIGURE 2-30: Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 100 Hz. FIGURE 2-31: Input Noise Voltage Density vs. Input Common-Mode Voltage with f = 1 MHz. FIGURE 2-32: Input Noise vs. Time with 0.1 Hz Filter. FIGURE 2-33: THD+N vs. Frequency. FIGURE 2-34: Change in Gain Magnitude and Phase vs. DC Input Voltage. 2.5 Time Response FIGURE 2-35: Non-Inverting Small Signal Step Response. FIGURE 2-36: Non-Inverting Large Signal Step Response. FIGURE 2-37: Inverting Small Signal Step Response. FIGURE 2-38: Inverting Large Signal Step Response. FIGURE 2-39: The MCP660/1/2/3/4/5/9 Family Shows No Input Phase Reversal with Overdrive. FIGURE 2-40: Slew Rate vs. Ambient Temperature. FIGURE 2-41: Maximum Output Voltage Swing vs. Frequency. 2.6 Chip Select Response FIGURE 2-42: CS Current vs. Power Supply Voltage. FIGURE 2-43: CS and Output Voltages vs. Time with VDD = 2.5V. FIGURE 2-44: CS and Output Voltages vs. Time with VDD = 5.5V. FIGURE 2-45: CS Hysteresis vs. Ambient Temperature. FIGURE 2-46: CS Turn-On Time vs. Ambient Temperature. FIGURE 2-47: CS’s Pull-Down Resistor (RPD) vs. Ambient Temperature. FIGURE 2-48: Quiescent Current in Shutdown vs. Power Supply Voltage. FIGURE 2-49: Output Leakage Current vs. Output Voltage. 3.0 Pin Descriptions TABLE 3-1: Pin Function Table 3.1 Analog Outputs 3.2 Analog Inputs 3.3 Power Supply Pins 3.4 Chip Select Digital Input (CS) 3.5 Exposed Thermal Pad (EP) 4.0 Applications 4.1 Input FIGURE 4-1: Simplified Analog Input ESD Structures. FIGURE 4-2: Protecting the Analog Inputs. FIGURE 4-3: Unity-Gain Voltage Limitations for Linear Operation. 4.2 Rail-to-Rail Output FIGURE 4-4: Output Current. FIGURE 4-5: Diagram for Power Calculations. 4.3 Distortion 4.4 Improving Stability FIGURE 4-6: Output Resistor, RISO, Stabilizes Large Capacitive Loads. FIGURE 4-7: Recommended RISO Values for Capacitive Loads. FIGURE 4-8: Amplifier with Parasitic Capacitance. FIGURE 4-9: Maximum Recommended RF vs. Gain. 4.5 MCP663 and MCP665 Chip Select 4.6 Power Supply 4.7 High Speed PCB Layout 4.8 Typical Applications FIGURE 4-10: 50W Line Driver. FIGURE 4-11: Transimpedance Amplifier for an Optical Detector. FIGURE 4-12: H-Bridge Driver. 5.0 Design Aids 5.1 SPICE Macro Model 5.2 FilterLab® Software 5.3 Microchip Advanced Part Selector (MAPS) 5.4 Analog Demonstration and Evaluation Boards 5.5 Design and Application Notes 6.0 Packaging Information 6.1 Package Marking Information Appendix A: Revision History Product Identification System Trademarks Worldwide Sales and Service