Datasheet ADA4627-1, ADA4637-1 (Analog Devices) - 10

制造商Analog Devices
描述30 V, 80 MHz, Low Noise, Low Bias Current, JFET Op Amp
页数 / 页20 / 10 — ADA4627-1/ADA4637-1. Data Sheet. IV). 5V (. 50m. E ( G A. LTA. T 1. V T. …
修订版F
文件格式/大小PDF / 793 Kb
文件语言英语

ADA4627-1/ADA4637-1. Data Sheet. IV). 5V (. 50m. E ( G A. LTA. T 1. V T. ADA4627-1. TA = 25°C. A = 25°C. V = +1. V = –1. IN = 20V p-p. IN = 200mV p-p

ADA4627-1/ADA4637-1 Data Sheet IV) 5V ( 50m E ( G A LTA T 1 V T ADA4627-1 TA = 25°C A = 25°C V = +1 V = –1 IN = 20V p-p IN = 200mV p-p

该数据表的模型线

文件文字版本

ADA4627-1/ADA4637-1 Data Sheet ) IV) IV D /D V/ 5V ( 50m GE E ( G A LTA 1 T 1 O L V T VO ADA4627-1 U ADA4627-1 T T TP TA = 25°C PU A = 25°C U A A V = +1 T V = –1 O V U V IN = 20V p-p O IN = 200mV p-p R R F = 0Ω F = RIN = 2kΩ R C L = 1kΩ F = 5pF
63 66 0
C
0
L = 1nF
7559- 7559- 0 0
TIME (1µs/DIV) TIME (200ns/DIV)
Figure 28. Large Signal Transient Response Figure 31. Small Signal Transient Response
ADA4627-1 TA = 25°C AV = –1 ) ) V V IN = 20V p-p IV RF = RIN = 2kΩ D /DI C V/ F = 10pF (5V RL = 1kΩ E 50m CL = 100pF E ( AG G T A L 1 T 1 O L V O V ADA4627-1 UT T P U TA = 25°C P UT T AV = +1 O U V O IN = 200mV p-p RF = 0Ω RL = 1kΩ
60 65 0
C
0
L = 1nF
9- 9- 755 755 0 0
TIME (200ns/DIV) TIME (200ns/DIV)
Figure 29. Large Signal Transient Response Figure 32. Small Signal Transient Response
) IV IV) /D D V V/ 50m 50m ( ( E GE G 1 A T 1 LTA L O ADA4627-1 V ADA4627-1 VO T T T A = 25°C U TA = 25°C A A PU V = –1 TP V = +1 T VIN = 200mV p-p U VIN = 200mV p-p U R O R O F = RIN = 2kΩ F = 0Ω CF = 5pF R
64
L = 1kΩ
67 0 0
CL = 100pF
7559- 7559- 0 0
TIME (200ns/DIV) TIME (200ns/DIV)
Figure 30. Small Signal Transient Response Figure 33. Small Signal Transient Response Rev. F | Page 10 of 20 Document Outline FEATURES APPLICATIONS PIN CONFIGURATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS—30 V OPERATION ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION INPUT VOLTAGE RANGE INPUT OFFSET VOLTAGE ADJUST RANGE INPUT BIAS CURRENT NOISE CONSIDERATIONS THD + N MEASUREMENTS PRINTED CIRCUIT BOARD LAYOUT, BIAS CURRENT, AND BYPASSING OUTPUT PHASE REVERSAL DECOMPENSATED OP AMPS DRIVING CAPACITIVE LOADS OUTLINE DIMENSIONS ORDERING GUIDE