Datasheet LTC1405 (Analog Devices) - 4

LTC1405
U U DIGITAL I PUTS AND OUTPUTSThe
●
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. Specifications are guaranteed for both dual supply and single supply operation. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
IIN Digital Input Current VIN = 0V to VDD ● ±10 µA CIN Digital Input Capacitance 1.8 pF VOH High Level Output Voltage 0VDD = 4.75V, IO = –10µA 4.74 V 0VDD = 4.75V, IO = –200µA ● 4.0 4.71 V 0VDD = 2.7V, IO = –10µA 2.6 V 0VDD = 2.7V, IO = –200µA ● 2.3 V VOL Low Level Output Voltage 0VDD = 4.75V, IO = 160µA 0.05 V 0VDD = 4.75V, IO = 1.6mA ● 0.10 0.4 V 0VDD = 2.7V, IO = 160µA 0.05 V 0VDD = 2.7V, IO = 1.6mA ● 0.10 0.4 V ISOURCE Output Source Current VOUT = 0V 50 mA ISINK Output Sink Current VOUT = VDD 35 mA
W U POWER REQUIRE E TS The
●
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. Specifications are guaranteed for both dual supply and single supply operation. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VDD Positive Supply Voltage (Note 10) 4.75 5.25 V VSS Negative Supply Voltage Dual Supply Mode – 5.25 – 4.75 V Single Supply Mode 0 V IDD Positive Supply Current ● 23 28 mA ISS Negative Supply Current ● 0.8 1.2 mA PD Power Dissipation ● 115 145 mW
W U TI I G CHARACTERISTICS The
●
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. Specifications are guaranteed for both dual supply and single supply operation. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
fSAMPLE Sampling Frequency ● 0.02 5 MHz tCONV Conversion Time ● 150 180 ns tACQ Acquisition Time ● 20 50 ns tH CLK High Time (Note 9) ● 20 100 ns tL CLK Low Time (Note 9) ● 20 100 ns tAD Aperture Delay of Sample-and-Hold – 250 ps
Note 1:
Absolute Maximum Ratings are those values beyond which the life
Note 4:
When these pin voltages are taken below VSS they will be clamped of a device may be impaired. by internal diodes. This product can handle input currents greater than
Note 2:
All voltage values are with respect to ground with GND and OGND 100mA below VSS without latchup. GAIN is not clamped to VDD. When CLK wired together (unless otherwise noted). is taken above VDD, it will be clamped by an internal diode. The CLK pin
Note 3:
When these pin voltages are taken below V can handle input currents of greater than 100mA above VDD without SS or above VDD, they will be clamped by internal diodes. This product can handle input currents latchup. greater than 100mA below V
Note 5:
V SS or above VDD without latchup. DD = 5V, VSS = – 5V or 0V, fSAMPLE = 5MHz, tr = tf = 5ns unless otherwise specified. 1405fa 4