Datasheet LTC2345-16 (Analog Devices) - 7
| 制造商 | Analog Devices |
| 描述 | Octal, 16-Bit, 200ksps Differential SoftSpan ADC with Wide Input Common Mode Range |
| 页数 / 页 | 40 / 7 — Dc TiMing characTerisTics The. denotes the specifications which apply … |
| 文件格式/大小 | PDF / 2.1 Mb |
| 文件语言 | 英语 |
Dc TiMing characTerisTics The. denotes the specifications which apply over the full operating
该数据表的模型线
文件文字版本
LTC2345-16
a Dc TiMing characTerisTics The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 8) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
tCONV Conversion Time N Channels Enabled, 1 ≤ N ≤ 8 l 455 • N – 35 505 • N – 35 555 • N – 35 ns tACQ Acquisition Time 8 Channels Enabled, fSMPL = 200ksps l 565 975 ns (tACQ = tCYC – tCONV – tBUSYLH) 7 Channels Enabled, fSMPL = 225ksps l 564 924 ns 6 Channels Enabled, fSMPL = 266ksps l 425 735 ns 5 Channels Enabled, fSMPL = 300ksps l 563 823 ns 4 Channels Enabled, fSMPL = 375ksps l 451 661 ns 3 Channels Enabled, fSMPL = 450ksps l 562 722 ns 2 Channels Enabled, fSMPL = 625ksps l 495 605 ns 1 Channel Enabled, fSMPL = 1000ksps l 450 510 ns tCNVH CNV High Time l 40 ns tCNVL CNV Low Time l 420 ns tBUSYLH CNV↑ to BUSY Delay CL = 25pF l 30 ns tQUIET Digital I/O Quiet Time from CNV↑ l 20 ns tPDH PD High Time l 40 ns tPDL PD Low Time l 40 ns tWAKE REFBUF Wake-Up Time CREFBUF = 47μF, CREFIN = 0.1μF 200 ms
CMOS I/O Mode
tSCKI SCKI Period (Notes 16, 17) l 10 ns tSCKIH SCKI High Time l 4 ns tSCKIL SCKI Low Time l 4 ns tSSDISCKI SDI Setup Time from SCKI↑ (Note 16) l 2 ns tHSDISCKI SDI Hold Time from SCKI↑ (Note 16) l 1 ns tDSDOSCKI SDO Data Valid Delay from SCKI↑ CL = 25pF (Note 16) l 7.5 ns tHSDOSCKI SDO Remains Valid Delay from SCKI↑ CL = 25pF (Note 16) l 1.5 ns tSKEW SDO to SCKO Skew (Note 16) l –1 0 1 ns tDSDOBUSYL SDO Data Valid Delay from BUSY↓ CL = 25pF (Note 16) l 0 ns tEN Bus Enable Time After CS↓ (Note 16) l 15 ns tDIS Bus Relinquish Time After CS↑ (Note 16) l 15 ns
LVDS I/O Mode
tSCKI SCKI Period (Note 18) l 4 ns tSCKIH SCKI High Time (Note 18) l 1.5 ns tSCKIL SCKI Low Time (Note 18) l 1.5 ns tSSDISCKI SDI Setup Time from SCKI (Notes 10, 18) l 1.2 ns tHSDISCKI SDI Hold Time from SCKI (Notes 10, 18) l –0.2 ns tDSDOSCKI SDO Data Valid Delay from SCKI (Notes 10, 18) l 6 ns tHSDOSCKI SDO Remains Valid Delay from SCKI (Notes 10, 18) l 1 ns tSKEW SDO to SCKO Skew (Note 10) l –0.4 0 0.4 ns tDSDOBUSYL SDO Data Valid Delay from BUSY↓ (Note 10) l 0 ns tEN Bus Enable Time After CS↓ l 50 ns tDIS Bus Relinquish Time After CS↑ l 15 ns 234516f For more information www.linear.com/LTC2345-16 7 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Reference Buffer Characteristics Digital Inputs and Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Configuration Tables Functional Block Diagram Timing Diagram Applications Information Board Layout Package Description Typical Application Related Parts
a Dc TiMing characTerisTics The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 8) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
tCONV Conversion Time N Channels Enabled, 1 ≤ N ≤ 8 l 455 • N – 35 505 • N – 35 555 • N – 35 ns tACQ Acquisition Time 8 Channels Enabled, fSMPL = 200ksps l 565 975 ns (tACQ = tCYC – tCONV – tBUSYLH) 7 Channels Enabled, fSMPL = 225ksps l 564 924 ns 6 Channels Enabled, fSMPL = 266ksps l 425 735 ns 5 Channels Enabled, fSMPL = 300ksps l 563 823 ns 4 Channels Enabled, fSMPL = 375ksps l 451 661 ns 3 Channels Enabled, fSMPL = 450ksps l 562 722 ns 2 Channels Enabled, fSMPL = 625ksps l 495 605 ns 1 Channel Enabled, fSMPL = 1000ksps l 450 510 ns tCNVH CNV High Time l 40 ns tCNVL CNV Low Time l 420 ns tBUSYLH CNV↑ to BUSY Delay CL = 25pF l 30 ns tQUIET Digital I/O Quiet Time from CNV↑ l 20 ns tPDH PD High Time l 40 ns tPDL PD Low Time l 40 ns tWAKE REFBUF Wake-Up Time CREFBUF = 47μF, CREFIN = 0.1μF 200 ms
CMOS I/O Mode
tSCKI SCKI Period (Notes 16, 17) l 10 ns tSCKIH SCKI High Time l 4 ns tSCKIL SCKI Low Time l 4 ns tSSDISCKI SDI Setup Time from SCKI↑ (Note 16) l 2 ns tHSDISCKI SDI Hold Time from SCKI↑ (Note 16) l 1 ns tDSDOSCKI SDO Data Valid Delay from SCKI↑ CL = 25pF (Note 16) l 7.5 ns tHSDOSCKI SDO Remains Valid Delay from SCKI↑ CL = 25pF (Note 16) l 1.5 ns tSKEW SDO to SCKO Skew (Note 16) l –1 0 1 ns tDSDOBUSYL SDO Data Valid Delay from BUSY↓ CL = 25pF (Note 16) l 0 ns tEN Bus Enable Time After CS↓ (Note 16) l 15 ns tDIS Bus Relinquish Time After CS↑ (Note 16) l 15 ns
LVDS I/O Mode
tSCKI SCKI Period (Note 18) l 4 ns tSCKIH SCKI High Time (Note 18) l 1.5 ns tSCKIL SCKI Low Time (Note 18) l 1.5 ns tSSDISCKI SDI Setup Time from SCKI (Notes 10, 18) l 1.2 ns tHSDISCKI SDI Hold Time from SCKI (Notes 10, 18) l –0.2 ns tDSDOSCKI SDO Data Valid Delay from SCKI (Notes 10, 18) l 6 ns tHSDOSCKI SDO Remains Valid Delay from SCKI (Notes 10, 18) l 1 ns tSKEW SDO to SCKO Skew (Note 10) l –0.4 0 0.4 ns tDSDOBUSYL SDO Data Valid Delay from BUSY↓ (Note 10) l 0 ns tEN Bus Enable Time After CS↓ l 50 ns tDIS Bus Relinquish Time After CS↑ l 15 ns 234516f For more information www.linear.com/LTC2345-16 7 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Reference Buffer Characteristics Digital Inputs and Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Configuration Tables Functional Block Diagram Timing Diagram Applications Information Board Layout Package Description Typical Application Related Parts