Datasheet LTC2385-18 (Analog Devices)
| 制造商 | Analog Devices |
| 描述 | 18-Bit, 5Msps SAR ADC |
| 页数 / 页 | 22 / 1 — FEATURES. DESCRIPTION. 5Msps Throughput Rate. No Pipeline Delay, No Cycle … |
| 文件格式/大小 | PDF / 1.1 Mb |
| 文件语言 | 英语 |
FEATURES. DESCRIPTION. 5Msps Throughput Rate. No Pipeline Delay, No Cycle Latency. 95.7dB SNR (Typ) at fIN = 1MHz
该数据表的模型线
文件文字版本
LTC2385-18 18-Bit, 5Msps SAR ADC
FEATURES DESCRIPTION
n
5Msps Throughput Rate
The LTC®2385-18 is a low noise, high speed, 18-bit 5Msps n
No Pipeline Delay, No Cycle Latency
successive approximation register (SAR) ADC ideally n
95.7dB SNR (Typ) at fIN = 1MHz
suited for a wide range of applications. The combination n
101dB SFDR (Typ) at fIN = 1MHz
of excellent linearity and wide dynamic range makes the n
Nyquist Sampling Up to 2.5MHz Input
LTC2385-18 ideal for high speed imaging and instru- n Guaranteed 18-Bit, No Missing Codes mentation applications. No-latency operation provides a n ±1.5LSB INL (Max) unique solution for high speed control loop applications. n 8.192VP-P Differential Inputs The very low distortion at high input frequencies enables n 5V and 2.5V Supplies communications applications requiring wide dynamic n Internal 20ppm/°C (Max) Reference range and significant signal bandwidth. n Serial LVDS Interface To support high speed operation while minimizing the n 78mW Power Dissipation number of data lines, the LTC2385-18 features a serial n 32-Pin (5mm × 5mm) QFN Package LVDS digital interface. The LVDS interface has one-lane and two-lane output modes, allowing the user to optimize
APPLICATIONS
the interface data rate for each application. n High Speed Data Acquisition L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. n Imaging Protected by U.S. Patents, including 7705765, 8232905, 8810443. Other patents are pending. n Communications n Control Loops n Instrumentation n ATE
TYPICAL APPLICATION
5V 2.5V 2.5V
FFT, fSMPL = 5Msps, fIN = 2kHz
0 0.1µF 0.1µF 0.1µF SNR = 96.2dB –20 THD = –117dB SINAD = 96.1dB VDD VDDL OVDD CLK –40 SFDR = 119dB 24.9Ω DCO LVDS IN+ 4.096V –60 DA INTERFACE + 680pF DB 0V –80 4.096V LTC2385-18 TWOLANES –100 – 24.9Ω 680pF 0V TESTPAT AMPLITUDE (dBFS) IN– PD –120 VCM SAMPLE CNV –140 CLOCK 0.1µF REFBUF REFGND REFIN GND –160 0.1µF 0 0.5 1 1.5 2 2.5 FREQUENCY (MHz) 10µF 238518 TA01 238518 TA02 238518f For more information www.linear.com/LTC2385-18 1 Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Reference Buffer Characteristics Digital Inputs and Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Typical Application Related Parts
FEATURES DESCRIPTION
n
5Msps Throughput Rate
The LTC®2385-18 is a low noise, high speed, 18-bit 5Msps n
No Pipeline Delay, No Cycle Latency
successive approximation register (SAR) ADC ideally n
95.7dB SNR (Typ) at fIN = 1MHz
suited for a wide range of applications. The combination n
101dB SFDR (Typ) at fIN = 1MHz
of excellent linearity and wide dynamic range makes the n
Nyquist Sampling Up to 2.5MHz Input
LTC2385-18 ideal for high speed imaging and instru- n Guaranteed 18-Bit, No Missing Codes mentation applications. No-latency operation provides a n ±1.5LSB INL (Max) unique solution for high speed control loop applications. n 8.192VP-P Differential Inputs The very low distortion at high input frequencies enables n 5V and 2.5V Supplies communications applications requiring wide dynamic n Internal 20ppm/°C (Max) Reference range and significant signal bandwidth. n Serial LVDS Interface To support high speed operation while minimizing the n 78mW Power Dissipation number of data lines, the LTC2385-18 features a serial n 32-Pin (5mm × 5mm) QFN Package LVDS digital interface. The LVDS interface has one-lane and two-lane output modes, allowing the user to optimize
APPLICATIONS
the interface data rate for each application. n High Speed Data Acquisition L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. n Imaging Protected by U.S. Patents, including 7705765, 8232905, 8810443. Other patents are pending. n Communications n Control Loops n Instrumentation n ATE
TYPICAL APPLICATION
5V 2.5V 2.5V
FFT, fSMPL = 5Msps, fIN = 2kHz
0 0.1µF 0.1µF 0.1µF SNR = 96.2dB –20 THD = –117dB SINAD = 96.1dB VDD VDDL OVDD CLK –40 SFDR = 119dB 24.9Ω DCO LVDS IN+ 4.096V –60 DA INTERFACE + 680pF DB 0V –80 4.096V LTC2385-18 TWOLANES –100 – 24.9Ω 680pF 0V TESTPAT AMPLITUDE (dBFS) IN– PD –120 VCM SAMPLE CNV –140 CLOCK 0.1µF REFBUF REFGND REFIN GND –160 0.1µF 0 0.5 1 1.5 2 2.5 FREQUENCY (MHz) 10µF 238518 TA01 238518 TA02 238518f For more information www.linear.com/LTC2385-18 1 Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Reference Buffer Characteristics Digital Inputs and Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Typical Application Related Parts