Datasheet LTC2386-18 (Analog Devices)
| 制造商 | Analog Devices |
| 描述 | 18-Bit, 10Msps SAR ADC |
| 页数 / 页 | 22 / 1 — FeaTures. DescripTion. 10Msps Throughput Rate. No Pipeline Delay, No … |
| 文件格式/大小 | PDF / 1.2 Mb |
| 文件语言 | 英语 |
FeaTures. DescripTion. 10Msps Throughput Rate. No Pipeline Delay, No Cycle Latency. 95.7dB SNR (Typ) at fIN = 1MHz
该数据表的模型线
文件文字版本
LTC2386-18 18-Bit, 10Msps SAR ADC
FeaTures DescripTion
n
10Msps Throughput Rate
The LTC®2386-18 is a low noise, high speed, 18-bit 10Msps n
No Pipeline Delay, No Cycle Latency
successive approximation register (SAR) ADC ideally n
95.7dB SNR (Typ) at fIN = 1MHz
suited for a wide range of applications. The combination n
102dB SFDR (Typ) at fIN = 1MHz
of excellent linearity and wide dynamic range makes the n
Nyquist Sampling Up to 5MHz Input
LTC2386-18 ideal for high speed imaging and instru- n Guaranteed 18-Bit, No Missing Codes mentation applications. No-latency operation provides a n ±1.75LSB INL (Max) unique solution for high speed control loop applications. n 8.192VP-P Differential Inputs The very low distortion at high input frequencies enables n 5V and 2.5V Supplies communications applications requiring wide dynamic n Internal 20ppm/°C (Max) Reference range and significant signal bandwidth. n Serial LVDS Interface To support high speed operation while minimizing the n 97mW Power Dissipation number of data lines, the LTC2386-18 features a serial n 32-Pin (5mm × 5mm) QFN Package LVDS digital interface. The LVDS interface has one-lane and two-lane output modes, allowing the user to optimize the interface data rate for each application.
applicaTions
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear n High Speed Data Acquisition Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 8232905, 8810443. Other patents are pending. n Imaging n Communications n Control Loops n Instrumentation n ATE
Typical applicaTion FFT, fSMPL = 10Msps, fIN = 2kHz
5V 2.5V 2.5V 0 SNR = 96.2dB –20 THD = –117dB 0.1µF 0.1µF 0.1µF SINAD = 96.1dB –40 SFDR = 119dB VDD VDDL OVDD CLK 24.9Ω –60 DCO LVDS IN+ 4.096V DA INTERFACE + 180pF –80 DB 0V 4.096V –100 LTC2386-18 – AMPLITUDE (dBFS) 24.9Ω 180pF TWOLANES 0V –120 IN– TESTPAT PD V –140 CM SAMPLE 0.1µF CNV CLOCK REFBUF REFGND REFIN GND –160 0 1 2 3 4 5 0.1µF FREQUENCY (MHz) 238618 TA01b 10µF 238618 TA01a 238618f For more information www.linear.com/LTC2386-18 1 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Reference Buffer Characteristics Digital Inputs and Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Typical Application Related Parts
FeaTures DescripTion
n
10Msps Throughput Rate
The LTC®2386-18 is a low noise, high speed, 18-bit 10Msps n
No Pipeline Delay, No Cycle Latency
successive approximation register (SAR) ADC ideally n
95.7dB SNR (Typ) at fIN = 1MHz
suited for a wide range of applications. The combination n
102dB SFDR (Typ) at fIN = 1MHz
of excellent linearity and wide dynamic range makes the n
Nyquist Sampling Up to 5MHz Input
LTC2386-18 ideal for high speed imaging and instru- n Guaranteed 18-Bit, No Missing Codes mentation applications. No-latency operation provides a n ±1.75LSB INL (Max) unique solution for high speed control loop applications. n 8.192VP-P Differential Inputs The very low distortion at high input frequencies enables n 5V and 2.5V Supplies communications applications requiring wide dynamic n Internal 20ppm/°C (Max) Reference range and significant signal bandwidth. n Serial LVDS Interface To support high speed operation while minimizing the n 97mW Power Dissipation number of data lines, the LTC2386-18 features a serial n 32-Pin (5mm × 5mm) QFN Package LVDS digital interface. The LVDS interface has one-lane and two-lane output modes, allowing the user to optimize the interface data rate for each application.
applicaTions
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear n High Speed Data Acquisition Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 8232905, 8810443. Other patents are pending. n Imaging n Communications n Control Loops n Instrumentation n ATE
Typical applicaTion FFT, fSMPL = 10Msps, fIN = 2kHz
5V 2.5V 2.5V 0 SNR = 96.2dB –20 THD = –117dB 0.1µF 0.1µF 0.1µF SINAD = 96.1dB –40 SFDR = 119dB VDD VDDL OVDD CLK 24.9Ω –60 DCO LVDS IN+ 4.096V DA INTERFACE + 180pF –80 DB 0V 4.096V –100 LTC2386-18 – AMPLITUDE (dBFS) 24.9Ω 180pF TWOLANES 0V –120 IN– TESTPAT PD V –140 CM SAMPLE 0.1µF CNV CLOCK REFBUF REFGND REFIN GND –160 0 1 2 3 4 5 0.1µF FREQUENCY (MHz) 238618 TA01b 10µF 238618 TA01a 238618f For more information www.linear.com/LTC2386-18 1 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Reference Buffer Characteristics Digital Inputs and Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Typical Application Related Parts