Datasheet LTC2410 (Analog Devices) - 5
| 制造商 | Analog Devices |
| 描述 | 24-Bit No Latency ∆Σ™ ADC with Differential Input and Differential Reference |
| 页数 / 页 | 50 / 5 — TIMING CHARACTERISTICS. The. denotes the specifications which apply over … |
| 文件格式/大小 | PDF / 804 Kb |
| 文件语言 | 英语 |
TIMING CHARACTERISTICS. The. denotes the specifications which apply over the full operating temperature
该数据表的模型线
文件文字版本
LTC2410
TIMING CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 3) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
fEOSC External Oscillator Frequency Range l 2.56 500 kHz tHEO External Oscillator High Period l 0.25 390 µs tLEO External Oscillator Low Period l 0.25 390 µs tCONV Conversion Time FO = 0V l 130.86 133.53 136.20 ms FO = VCC l 157.03 160.23 163.44 ms External Oscillator (Note 11) l 20510/fEOSC (in kHz) ms f ISCK Internal SCK Frequency Internal Oscillator (Note 10) 19.2 kHz External Oscillator (Notes 10, 11) fEOSC/8 kHz DISCK Internal SCK Duty Cycle (Note 10) l 45 55 % fESCK External SCK Frequency Range (Note 9) l 2000 kHz tLESCK External SCK Low Period (Note 9) l 250 ns tHESCK External SCK High Period (Note 9) l 250 ns tDOUT_ISCK Internal SCK 32-Bit Data Output Time Internal Oscillator (Notes 10, 12) l 1.64 1.67 1.70 ms External Oscillator (Notes 10, 11) l 256/fEOSC (in kHz) ms tDOUT_ESCK External SCK 32-Bit Data Output Time (Note 9) l 32/fESCK (in kHz) ms t1 CS ↓ to SDO Low Z l 0 200 ns t2 CS ↑ to SDO High Z l 0 200 ns t3 CS ↓ to SCK ↓ (Note 10) l 0 200 ns t4 CS ↓ to SCK ↑ (Note 9) l 50 ns tKQMAX SCK ↓ to SDO Valid l 220 ns tKQMIN SDO Hold After SCK ↓ (Note 5) l 15 ns t5 SCK Set-Up Before CS ↓ l 50 ns t6 SCK Hold After CS ↓ l 50 ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 8:
FO = VCC (internal oscillator) or fEOSC = 128000Hz ±2% (external may cause permanent damage to the device. Exposure to any Absolute oscillator). Maximum Rating condition for extended periods may affect device
Note 9:
The converter is in external SCK mode of operation such that the reliability and lifetime. SCK pin is used as digital input. The frequency of the clock signal driving
Note 2:
All voltage values are with respect to GND. SCK during the data output is fESCK and is expressed in kHz.
Note 3:
VCC = 2.7 to 5.5V unless otherwise specified.
Note 10:
The converter is in internal SCK mode of operation such that the VREF = REF+ – REF–, VREFCM = (REF+ + REF–)/2; SCK pin is used as digital output. In this mode of operation the SCK pin VIN = IN+ – IN–, VINCM = (IN+ + IN–)/2. has a total equivalent load capacitance CLOAD = 20pF.
Note 4:
FO pin tied to GND or to VCC or to external conversion clock source
Note 11:
The external oscillator is connected to the FO pin. The external with fEOSC = 153600Hz unless otherwise specified. oscillator frequency, fEOSC, is expressed in kHz.
Note 5:
Guaranteed by design, not subject to test.
Note 12:
The converter uses the internal oscillator.
Note 6:
Integral nonlinearity is defined as the deviation of a code from a FO = 0V or FO = VCC. straight line passing through the actual endpoints of the transfer curve.
Note 13:
The output noise includes the contribution of the internal The deviation is measured from the center of the quantization band. calibration operations.
Note 7:
FO = 0V (internal oscillator) or fEOSC = 153600Hz ±2% (external
Note 14:
Guaranteed by design and test correlation. oscillator). 2410fa For more information www.linear.com/LTC2410 5 Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Electrical Characteristics Converter Characteristics Analog Input and Reference Digital Inputs and Digital Outputs Power Requirements Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Test Circuit Applications Information Typical Applications Package Description PCB Layout and Film Revision History PCB Layout and Film Related Parts
TIMING CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 3) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
fEOSC External Oscillator Frequency Range l 2.56 500 kHz tHEO External Oscillator High Period l 0.25 390 µs tLEO External Oscillator Low Period l 0.25 390 µs tCONV Conversion Time FO = 0V l 130.86 133.53 136.20 ms FO = VCC l 157.03 160.23 163.44 ms External Oscillator (Note 11) l 20510/fEOSC (in kHz) ms f ISCK Internal SCK Frequency Internal Oscillator (Note 10) 19.2 kHz External Oscillator (Notes 10, 11) fEOSC/8 kHz DISCK Internal SCK Duty Cycle (Note 10) l 45 55 % fESCK External SCK Frequency Range (Note 9) l 2000 kHz tLESCK External SCK Low Period (Note 9) l 250 ns tHESCK External SCK High Period (Note 9) l 250 ns tDOUT_ISCK Internal SCK 32-Bit Data Output Time Internal Oscillator (Notes 10, 12) l 1.64 1.67 1.70 ms External Oscillator (Notes 10, 11) l 256/fEOSC (in kHz) ms tDOUT_ESCK External SCK 32-Bit Data Output Time (Note 9) l 32/fESCK (in kHz) ms t1 CS ↓ to SDO Low Z l 0 200 ns t2 CS ↑ to SDO High Z l 0 200 ns t3 CS ↓ to SCK ↓ (Note 10) l 0 200 ns t4 CS ↓ to SCK ↑ (Note 9) l 50 ns tKQMAX SCK ↓ to SDO Valid l 220 ns tKQMIN SDO Hold After SCK ↓ (Note 5) l 15 ns t5 SCK Set-Up Before CS ↓ l 50 ns t6 SCK Hold After CS ↓ l 50 ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 8:
FO = VCC (internal oscillator) or fEOSC = 128000Hz ±2% (external may cause permanent damage to the device. Exposure to any Absolute oscillator). Maximum Rating condition for extended periods may affect device
Note 9:
The converter is in external SCK mode of operation such that the reliability and lifetime. SCK pin is used as digital input. The frequency of the clock signal driving
Note 2:
All voltage values are with respect to GND. SCK during the data output is fESCK and is expressed in kHz.
Note 3:
VCC = 2.7 to 5.5V unless otherwise specified.
Note 10:
The converter is in internal SCK mode of operation such that the VREF = REF+ – REF–, VREFCM = (REF+ + REF–)/2; SCK pin is used as digital output. In this mode of operation the SCK pin VIN = IN+ – IN–, VINCM = (IN+ + IN–)/2. has a total equivalent load capacitance CLOAD = 20pF.
Note 4:
FO pin tied to GND or to VCC or to external conversion clock source
Note 11:
The external oscillator is connected to the FO pin. The external with fEOSC = 153600Hz unless otherwise specified. oscillator frequency, fEOSC, is expressed in kHz.
Note 5:
Guaranteed by design, not subject to test.
Note 12:
The converter uses the internal oscillator.
Note 6:
Integral nonlinearity is defined as the deviation of a code from a FO = 0V or FO = VCC. straight line passing through the actual endpoints of the transfer curve.
Note 13:
The output noise includes the contribution of the internal The deviation is measured from the center of the quantization band. calibration operations.
Note 7:
FO = 0V (internal oscillator) or fEOSC = 153600Hz ±2% (external
Note 14:
Guaranteed by design and test correlation. oscillator). 2410fa For more information www.linear.com/LTC2410 5 Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Electrical Characteristics Converter Characteristics Analog Input and Reference Digital Inputs and Digital Outputs Power Requirements Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Test Circuit Applications Information Typical Applications Package Description PCB Layout and Film Revision History PCB Layout and Film Related Parts