Datasheet AD7719 (Analog Devices) - 2

制造商Analog Devices
描述Low Voltage, Low Power, 16-/24-Bit, Dual Sigma Delta ADC
页数 / 页41 / 2 — AD7719* PRODUCT PAGE QUICK LINKS Last Content Update: 09/28/2017. …
修订版A
文件格式/大小PDF / 538 Kb
文件语言英语

AD7719* PRODUCT PAGE QUICK LINKS Last Content Update: 09/28/2017. COMPARABLE PARTS. TOOLS AND SIMULATIONS. EVALUATION KITS

AD7719* PRODUCT PAGE QUICK LINKS Last Content Update: 09/28/2017 COMPARABLE PARTS TOOLS AND SIMULATIONS EVALUATION KITS

该数据表的模型线

文件文字版本

AD7719* PRODUCT PAGE QUICK LINKS Last Content Update: 09/28/2017 COMPARABLE PARTS TOOLS AND SIMULATIONS
View a parametric search of comparable parts. • dt_Register_Assistant • Sigma-Delta ADC Tutorial
EVALUATION KITS
• AD7719 Evaluation Board
REFERENCE MATERIALS Technical Articles DOCUMENTATION
• Delta-Sigma Rocks RF, As ADC Designers Jump On Jitter
Application Notes
• MS-2210: Designing Power Supplies for High Speed ADC • AN-202: An IC Amplifier User’s Guide to Decoupling, • Part 1: Circuit Suggestions Using Features and Grounding, and Making Things Go Right for a Change Functionality of New Sigma-Delta ADCs • AN-283: Sigma-Delta ADCs and DACs • Part 2: Circuit Suggestions Using Features and • AN-311: How to Reliably Protect CMOS Circuits Against Functionality of New Sigma-Delta ADCs Power Supply Overvoltaging • AN-388: Using Sigma-Delta Converters-Part 1
DESIGN RESOURCES
• AN-389: Using Sigma-Delta Converters-Part 2 • AD7719 Material Declaration • AN-397: Electrically Induced Damage to Standard Linear • PCN-PDN Information Integrated Circuits: • Quality And Reliability • AN-607: Selecting a Low Bandwidth (<15 kSPS) Sigma- • Symbols and Footprints Delta ADC • AN-608: Input Buffers on Sigma-Delta ADCs
DISCUSSIONS
• AN-609: Chopping on Sigma-Delta ADCs View all AD7719 EngineerZone Discussions. • AN-610: The PGA on Sigma-Delta ADCs • AN-611: 50 Hz/60Hz Rejection on Sigma-Delta ADCs
SAMPLE AND BUY
• AN-615: Peak-to-Peak Resolution Versus Effective Visit the product page to see pricing options. Resolution
Data Sheet TECHNICAL SUPPORT
• AD7719: Low Voltage, Low Power, Factory-Calibrated 16-/ Submit a technical question or find your regional support 24- Bit Dual Σ-Δ ADC Data Sheet number.
SOFTWARE AND SYSTEMS REQUIREMENTS DOCUMENT FEEDBACK
• AD7719 Software Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE TIMING CHARACTERISTICS DIGITAL INTERFACE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS Typical Performance Characteristics DUAL-CHANNEL ADC CIRCUIT INFORMATION Overview Main Channel Auxiliary Channel Both Channels MAIN AND AUXILIARY ADC NOISE PERFORMANCE ON-CHIP REGISTERS Communications Register (A3, A2, A1, A0 = 0, 0, 2, 0) Status Register (A3, A2, A1, A0 = 0, 0, 0, 0; Power-On Reset = 0x00) Mode Register (A3, A2, A1, A0 = 0, 0, 0, 1; Power-On Reset = 0x00) Operating Characteristics when Addressing the Mode and Control Registers Main ADC Control Register (AD0CON): (A3, A2, A1, A0 = 0, 0, 1, 0; Power-On Reset = 0x07) Aux ADC Control Registers (AD1CON): (A3, A2, A1, A0 = 0, 0, 1, 1; Power-On Reset = 0x00) Filter Register (A3, A2, A1, A0 = 0, 1, 0, 0; Power-On Reset = 0x45) I/O and Current Source Control Register (IOCON): (A3, A2, A1, A0 = 0, 1, 1, 1; Power-On Reset = 0x0000) Main ADC Data Result Registers (DATA0): (A3, A2, A1, A0 = 0, 1, 0, 1; Power-On Reset = 0x00 0000) Aux ADC Data Result Registers (DATA1): (A3, A2, A1, A0 = 0, 1, 1, 0; Power-On Reset = 0x0000) Main ADC Offset Calibration Coefficient Registers (OF0): (A3, A2, A1, A0 = 1, 0, 0, 0; Power-On Reset = 0x80 0000) Aux ADC Offset Calibration Coefficient Registers (OF1): (A3, A2, A1, A0 = 1, 0, 0, 1; Power-On Reset = 0x8000) Main ADC Gain Calibration Coefficient Registers (GNO): (A3, A2, A1, A0 = 1, 0, 1, 0; Power-On Reset = 0x5X XXX5) Aux ADC Gain Calibration Coefficient Registers (GN1): (A3, A2, A1, A0 = 1, 0, 1, 1; Power-On Reset = 0x59XX) ID Register (ID): (A3, A2, A1, A0 = 1, 1, 1, 1; Power-On Reset = 0x0X) User Nonprogrammable Test Registers CONFIGURING THE AD7719 MICROCOMPUTER/MICROPROCESSOR INTERFACING AD7719-to-68HC11 Interface AD7719-to-8xC51 Interface AD7719-to-ADSP-2103/ADSP-2105 Interface CIRCUIT DESCRIPTION Analog Input Channels Programmable Gain Amplifier Bipolar/Unipolar Configuration Data Output Coding Burnout Currents Excitation Currents Crystal Oscillator Reference Input Reference Detect Reset Input Power-Down Mode Idle Mode ADC Disable Mode Calibration Grounding and Layout APPLICATIONS Pressure Measurement Temperature Measurement 3-Wire RTD Configurations Smart Transmitters OUTLINE DIMENSIONS Revision History