Datasheet AD7719 (Analog Devices) - 7

制造商Analog Devices
描述Low Voltage, Low Power, 16-/24-Bit, Dual Sigma Delta ADC
页数 / 页41 / 7 — AD7719. Parameter. AD7719B. Unit. Test Conditions. ABSOLUTE MAXIMUM …
修订版A
文件格式/大小PDF / 538 Kb
文件语言英语

AD7719. Parameter. AD7719B. Unit. Test Conditions. ABSOLUTE MAXIMUM RATINGS1. ORDERING GUIDE. Model. Temperature Range

AD7719 Parameter AD7719B Unit Test Conditions ABSOLUTE MAXIMUM RATINGS1 ORDERING GUIDE Model Temperature Range

该数据表的模型线

文件文字版本

AD7719 Parameter AD7719B Unit Test Conditions
Power Supply Currents (Continued) AIDD Current (Main ADC) 1.1 mA max AVDD = 3 V or 5 V, Buffered Mode, 0.85 mA typ 0.55 mA max AVDD = 3 V or 5 V, Unbuffered Mode, 0.45 mA typ AIDD Current (Aux ADC) 0.3 mA max AVDD = 3 V or 5 V, 0.25 mA typ AIDD Current (Main and Aux ADC) 1.25 mA max AVDD = 3 V or 5 V, Main ADC Buffered, 1 mA typ DIDD (ADC Disable Mode)13 0.35 mA max DVDD = 3 V, 0.25 mA typ 0.4 mA max DVDD = 5 V, 0.3 mA typ AIDD (ADC Disable Mode) 0.15 mA max AVDD = 3 V or 5 V DIDD (Power-Down Mode) 10 µA max DVDD = 3 V, 32.768 kHz Osc. Running 2 µA max DVDD = 3 V, Oscillator Powered Down 30 µA max DVDD = 5 V, 32.768 kHz Osc. Running 8 µA max DVDD = 5 V, Oscillator Powered Down AIDD (Power-Down Mode) 1 µA max AVDD = 3 V or 5 V NOTES 1Temperature range –40°C to +85°C. 2Guaranteed by design and/or characterization data on production release. 3System zero calibration will remove this error. 4A calibration at any temperature will remove this drift error. 5The main ADC is factory-calibrated with AVDD = DVDD = 4 V, TA = 25°C, REFIN1(+) – REFIN1(–) = 2.5 V. If the user power supplies or temperature conditions are significantly different from these, internal full-scale calibration will restore this error to the published specification. System calibration can be used to reduce this error to the order of the noise. Full-scale error applies to both positive and negative full scale. 6A system full-scale calibration will remove this error. 7A typical gain error of ±10 µV results following a user self-calibration. 8Simultaneous 50 Hz and 60 Hz rejection is achieved using 19.8 Hz (SF = 69) update rate. Normal mode rejection in this case is 60 dB min. 9After a calibration if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, the device will output all 0s. 10 FS = Full-Scale Input. FS = 1.024 × REFIN1/Gain on the main ADC, where REFIN1 = REFIN1(+) – REFIN1(–). FS = REFIN2 on the aux ADC when ARN = 1 in the aux ADC control register (AD1CON) and REFIN2/2 on the aux ADC when ARN = 0. 11 Input and output levels on the I/O Port are with respect to AVDD and AGND. 12 Normal mode refers to the case where both main and aux ADCs are running. 13 ADC disable is entered by setting both the AD0EN and AD1EN bits in the main and aux ADC control registers to a 0 and setting the mode bits (MD2, MD1, MD0) in the mode register to non-0. Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS1
Junction Temperature . 150°C (TA = 25°C, unless otherwise noted.) SOIC Package AV θ DD to AGND . –0.3 V to +7 V JA Thermal Impedance . 71.4°C/W AV θ DD to DGND . –0.3 V to +7 V JC Thermal Impedance . 23°C/W DV TSSOP Package DD to AGND . –0.3 V to +7 V DV θ DD to DGND . –0.3 V to +7 V JA Thermal Impedance . 97.9°C/W AGND to DGND2. –20 mV to +20 mV θJC Thermal Impedance . 14°C/W PWRGND to AGND . –20 mV to +20 mV Lead Temperature, Soldering AV Vapor Phase (60 sec) . 215°C DD to DVDD . –5 V to +5 V Analog Input Voltage to AGND . –0.3 V to AV Infrared (15 sec) . 220°C DD +0.3 V Reference Input Voltage to AGND . –0.3 V to AVDD +0.3 V NOTES Total AIN/REFIN Current (Indefinite) . 30 mA 1 Stresses above those listed under Absolute Maximum Ratings may cause perma- Digital Input Voltage to DGND . –0.3 V to DV nent damage to the device. This is a stress rating only; functional operation of the DD +0.3 V Digital Output Voltage to DGND . –0.3 V to DV device at these or any other conditions above those listed in the operational DD +0.3 V sections of this specification is not implied. Exposure to absolute maximum rating Operating Temperature Range . –40°C to +85°C conditions for extended periods may affect device reliability. Storage Temperature Range . –65°C to +150°C 2 AGND and DGND are connected internally within the AD7719.
ORDERING GUIDE Model Temperature Range Package Description Package Option
AD7719BR –40°C to +85°C SOIC R-28 AD7719BRU –40°C to +85°C TSSOP RU-28 EVAL-AD7719EB Evaluation Board –6– REV. A Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE TIMING CHARACTERISTICS DIGITAL INTERFACE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS Typical Performance Characteristics DUAL-CHANNEL ADC CIRCUIT INFORMATION Overview Main Channel Auxiliary Channel Both Channels MAIN AND AUXILIARY ADC NOISE PERFORMANCE ON-CHIP REGISTERS Communications Register (A3, A2, A1, A0 = 0, 0, 2, 0) Status Register (A3, A2, A1, A0 = 0, 0, 0, 0; Power-On Reset = 0x00) Mode Register (A3, A2, A1, A0 = 0, 0, 0, 1; Power-On Reset = 0x00) Operating Characteristics when Addressing the Mode and Control Registers Main ADC Control Register (AD0CON): (A3, A2, A1, A0 = 0, 0, 1, 0; Power-On Reset = 0x07) Aux ADC Control Registers (AD1CON): (A3, A2, A1, A0 = 0, 0, 1, 1; Power-On Reset = 0x00) Filter Register (A3, A2, A1, A0 = 0, 1, 0, 0; Power-On Reset = 0x45) I/O and Current Source Control Register (IOCON): (A3, A2, A1, A0 = 0, 1, 1, 1; Power-On Reset = 0x0000) Main ADC Data Result Registers (DATA0): (A3, A2, A1, A0 = 0, 1, 0, 1; Power-On Reset = 0x00 0000) Aux ADC Data Result Registers (DATA1): (A3, A2, A1, A0 = 0, 1, 1, 0; Power-On Reset = 0x0000) Main ADC Offset Calibration Coefficient Registers (OF0): (A3, A2, A1, A0 = 1, 0, 0, 0; Power-On Reset = 0x80 0000) Aux ADC Offset Calibration Coefficient Registers (OF1): (A3, A2, A1, A0 = 1, 0, 0, 1; Power-On Reset = 0x8000) Main ADC Gain Calibration Coefficient Registers (GNO): (A3, A2, A1, A0 = 1, 0, 1, 0; Power-On Reset = 0x5X XXX5) Aux ADC Gain Calibration Coefficient Registers (GN1): (A3, A2, A1, A0 = 1, 0, 1, 1; Power-On Reset = 0x59XX) ID Register (ID): (A3, A2, A1, A0 = 1, 1, 1, 1; Power-On Reset = 0x0X) User Nonprogrammable Test Registers CONFIGURING THE AD7719 MICROCOMPUTER/MICROPROCESSOR INTERFACING AD7719-to-68HC11 Interface AD7719-to-8xC51 Interface AD7719-to-ADSP-2103/ADSP-2105 Interface CIRCUIT DESCRIPTION Analog Input Channels Programmable Gain Amplifier Bipolar/Unipolar Configuration Data Output Coding Burnout Currents Excitation Currents Crystal Oscillator Reference Input Reference Detect Reset Input Power-Down Mode Idle Mode ADC Disable Mode Calibration Grounding and Layout APPLICATIONS Pressure Measurement Temperature Measurement 3-Wire RTD Configurations Smart Transmitters OUTLINE DIMENSIONS Revision History