Datasheet AD9467 (Analog Devices) - 5

制造商Analog Devices
描述16-Bit, 200 MSPS/250 MSPS Analog-to-Digital Converter
页数 / 页34 / 5 — Data Sheet. AD9467. SPECIFICATIONS. Table 1. AD9467BCPZ-200. …
修订版D
文件格式/大小PDF / 1.0 Mb
文件语言英语

Data Sheet. AD9467. SPECIFICATIONS. Table 1. AD9467BCPZ-200. AD9467BCPZ-250. Parameter1. Temp. Min. Typ. Max. Unit

Data Sheet AD9467 SPECIFICATIONS Table 1 AD9467BCPZ-200 AD9467BCPZ-250 Parameter1 Temp Min Typ Max Unit

该数据表的模型线

文件文字版本

link to page 5 link to page 5 link to page 5
Data Sheet AD9467 SPECIFICATIONS
AVDD1 = 1.8 V, AVDD2 = 3.3 V, AVDD3 = 1.8 V, DRVDD = 1.8 V, specified maximum sampling rate, 2.5 V p-p differential input, 1.25 V internal reference, AIN = −1.0 dBFS, DCS on, default SPI settings, unless otherwise noted.
Table 1. AD9467BCPZ-200 AD9467BCPZ-250 Parameter1 Temp Min Typ Max Min Typ Max Unit
RESOLUTION 16 16 Bits ACCURACY No Missing Codes Full Guaranteed Guaranteed Offset Error Full −150 0 +150 −150 0 +150 LSB Gain Error Full −3.5 −0.2 +2.5 −3.5 −0.1 +2.5 %FSR Differential Nonlinearity (DNL)2 Full −0.8 ±0.4 +0.7 −0.6 ±0.5 +1.3 LSB Integral Nonlinearity (INL)2 Full −9.5 ±5 +9.5 −11.8 ±3.5 +9.5 LSB TEMPERATURE DRIFT Offset Error Full ±0.020 ±0.023 %FSR/°C Gain Error Full ±0.011 ±0.036 %FSR/°C ANALOG INPUTS Differential Input Voltage Range (Internal VREF = 1 V to 1.25 V) Full 2 2.5 2.5 2 2.5 2.5 V p-p Common-Mode Voltage 25°C 2.3 2.15 V Differential Input Resistance 25°C 530 530 Ω Differential Input Capacitance 25°C 3.5 3.5 pF Full Power Bandwidth 25°C 900 900 MHz XVREF INPUT Input Voltage Full 1 1.25 1 1.25 V Input Capacitance Full 3 3 pF POWER SUPPLY AVDD1 Full 1.75 1.8 1.85 1.75 1.8 1.85 V AVDD2 Full 3.0 3.3 3.6 3.0 3.3 3.6 V AVDD3 Full 1.7 1.8 1.9 1.7 1.8 1.9 V DRVDD Full 1.7 1.8 1.9 1.7 1.8 1.9 V IAVDD1 Full 485 536 580 514 567 618 mA IAVDD2 Full 49 55 61 49 55 61 mA IAVDD3 Full 21 24 27 27 31 35 mA IDRVDD Full 35 38 41 36 40 43 mA Total Power Dissipation (Including Output Drivers) Full 1.14 1.26 1.37 1.2 1.33 1.45 W Power-Down Dissipation Full 4.4 90 4.4 90 mW 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed. 2 Measured with a low input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit. Rev. D | Page 3 of 32 Document Outline Features Applications General Description Functional Block Diagram Product Highlights Table of Contents Revision History Specifications AC Specifications Digital Specifications Switching Specifications Timing Diagrams Absolute Maximum Ratings Thermal Impedance ESD Caution Pin Configuration and Function Descriptions Equivalent Circuits Typical Performance Characteristics Theory of Operation Analog Input Considerations SFDR Optimization—Buffer Current Adjustment Differential Input Configurations Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Power Supplies Full-Scale and Reference Options Digital Outputs and Timing Overrange (OR) Output Pins SPI Pins: SCLK, SDIO, CSB Serial Port Interface (SPI) Hardware Interface Memory Map Reading the Memory Map Table Reserved Locations Default Values Logic Levels Power and Ground Recommendations Exposed Paddle Thermal Heat Slug Recommendations Outline Dimensions Ordering Guide