Datasheet AD9644 (Analog Devices) - 9

link to page 14 link to page 14 link to page 9 link to page 9
AD9644 Data Sheet SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, 1.75 V p-p differential input, VIN = −1.0 dBFS differential input, and DCS enabled, unless otherwise noted.
Table 4. AD9644-80 AD9644-155 Parameter Temperature Min Typ Max Min Typ Max Unit
CLOCK INPUT PARAMETERS Input Clock Rate Full 640 640 MHz Conversion Rate1 Full 40 80 40 155 MSPS CLK Period—Divide-by-1 Mode (tCLK) Full 12.5 6.45 ns CLK Pulse Width High (tCH) Divide-by-1 Mode, DCS Enabled Full 3.75 6.25 8.75 1.935 3.225 4.515 ns Divide-by-1 Mode, DCS Disabled Full 5.95 6.25 6.55 3.065 3.225 3.385 ns Divide-by-2 Mode Through Divide-by-8 Full 0.8 0.8 ns Mode Aperture Delay (tA) Full 0.78 0.78 ns Aperture Uncertainty (Jitter, tJ) Full 0.125 0.125 ps rms DATA OUTPUT PARAMETERS Data Output Period or UI (Unit Interval) Full 1/(20 × fCLK) 1/(20 × fCLK) Seconds Data Output Duty Cycle 25°C 50 50 % Data Valid Time 25°C 0.78 0.74 UI PLL Lock Time (tLOCK) 25°C 4 4 µs Wake Up Time (Standby) 25°C 5 5 µs Wake Up Time (Power-Down)2 25°C 2.5 2.5 ms Pipeline Delay (Latency) Full 23 24 23 24 CLK cycles Data Rate per Channel (NRZ) 25°C 1.6 3.1 Gbps Deterministic Jitter 25°C 40 40 ps Random Jitter at 1.6 Gbps 25°C 9.5 ps rms Random Jitter at 3.2 Gbps 25°C 5.2 5.2 ps rms Output Rise/Fall Time 25°C 50 50 ps TERMINATION CHARACTERISTICS Differential Termination Resistance 25°C 100 100 Ω OUT-OF-RANGE RECOVERY TIME 25°C 2 2 CLK cycles 1 Conversion rate is the clock rate after the divider. 2 Wake-up time is defined as the time required to return to normal operation from power-down mode. Rev. C | Page 8 of 44 Document Outline Features Applications Functional Block Diagram Product Highlights Revision History General Description Specifications ADC DC Specifications ADC AC Specifications Digital Specifications Switching Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings Thermal Characteristics ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Equivalent Circuits Theory of Operation ADC Architecture Analog Input Considerations Input Common Mode Differential Input Configurations Voltage Reference Clock Input Considerations Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations Channel/Chip Synchronization Power Dissipation and Standby Mode Digital Outputs JESD204A Transmit Top Level Description Initial Frame Synchronization Frame and Lane Alignment Monitoring and Correction Digital Outputs and Timing Built-In Self-Test (BIST) and Output Test Built-In Self-Test (BIST) Output Test Modes Serial Port Interface (SPI) Configuration Using the SPI Hardware Interface SPI Accessible Features Memory Map Reading the Memory Map Register Table Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers Memory Map Register Table Memory Map Register Descriptions Sync Control (Register 0x3A) Bits[7:3]—Open Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Buffer Enable JESD204A Quick Configure (Register 0x5E) Bits[7:3]—Reserved Bits[2:0]—Register Quick Configuration JESD204A Lane Assignment (Register 0x5F) Bits[7:4]—Reserved Bits[3:0]—JESD204A Serial Lane Control JESD204A Link Control Register 1 (Register 0x60) Bit 7—Reserved Bit 6—Serial Tail Bit Enable Bit 5—Serial Test Sample Enable Bit 4—Serial Lane Synchronization Enable Bits[3:2]—Serial Lane Alignment Sequence Mode Bit 1—Frame Alignment Character Insertion Disable Bit 0—Serial Transmit Link Powered Down JESD204A Link Control Register 2 (Register 0x61) Bits[7:6]—Local DSYNC Mode Bit 5—DSYNC Pin Input Inverted Bit 4—CMOS DSYNC Input Bit 3—Open Bit 2—Bypass 8b/10b Encoding Bit 1—Invert Transmit Bits Bit 0—Mirror Serial Output Bits JESD204A Link Control Register 3 (Register 0x62) Bit 7—Disable CHKSUM Bit 6—Open Bits[5:4]—Link Test Generation Input Selection Bit 3—Open Bits[2:0]—Link Test Generation Mode JESD204A Link Control Register 4 (Register 0x63) Bits[7:0]—Initial Lane Alignment Sequence Repeat Count JESD204A Device Identification Number (DID) (Register 0x64) Bits[7:0]—Serial Device Identification (DID) Number JESD204A Bank Identification Number (BID) (Register 0x65) Bits[7:4]—Open Bits[3:0]—Serial Bank Identification (DID) Number JESD204A Lane Identification Number (LID) for Lane 0 (Register 0x66) Bits[7:5]—Open Bits[4:0]—Serial Lane Identification (LID) Number for Lane 0. JESD204A Lane Identification Number (LID) for Lane 1 (Register 0x67) Bits[7:5]—Open Bits[4:0]—Serial Lane Identification (LID) Number for Lane 1. JESD204A Scrambler (SCR) and Lane Configuration Registers (Register 0x6E) Bit 7—Enable Serial Scrambler Mode Bits[6:1]—Open Bit[0]—Serial Lane Control. JESD204A Number of Octets Per Frame (F) (Register 0x6F—Read Only) Bits[7:0]—Number of Octets per Frame (F) JESD204A Number of Frames Per Multiframe (Register 0x70) Bits[7:5]—Reserved Bits[4:0]—Number of Frames per Multiframe (K). JESD204A Number of Converters Per Link (M) (Register 0x71) Bits[7:1]—Reserved Bit 0—Number of Converters per Link per Device (M). JESD204A ADC Resolution (N) and Control Bits Per Sample (CS) (Register 0x72) Bits[7:6]—Number of Control Bits per Sample (CS) Bit 5—Open Bits[4:0]—Converter Resolution (N) JESD204A Total Bits Per Sample (N’) (Register 0x73) Bits[7:5]—Open Bits[4:0]—Total Number of Bits per Sample (N’) JESD204A Samples Per Converter (S) Frame Cycle (Register 0x74) Bits[7:5]—Open Bits[4:0]—Samples per Converter Frame Cycle (S) JESD204A HD and CF Configuration (Register 0x75) Bit 7—Enable High Density Format (Read Only) Bits[6:5]—Reserved Bits[4:0]—Number of Control Words per Frame Clock Cycle per Link (CF) JESD204A Serial Reserved Field 1 (Register 0x76) Bits[7:0]—Serial Reserved Field 1 (RES1) JESD204A Serial Reserved Field 2 (Register 0x77) Bits[7:0]—Serial Reserved Field 2 (RES2) JESD204A Serial Checksum Value for Lane 0 (Register 0x78) Bits[7:0]—Serial Checksum Value for Lane 0 JESD204A Serial Checksum Value for Lane 1 (Register 0x79) Bits[7:0]—Serial Checksum Value for Lane 1 Applications Information Design Guidelines Power and Ground Recommendations Exposed Paddle Thermal Heat Slug Recommendations VCMA and VCMB SPI Port Outline Dimensions Ordering Guide