Datasheet AD7192 (Analog Devices) - 6

link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7
AD7192 Parameter AD7192B Unit Test Conditions/Comments1
Average Reference Input Current ±0.03 nA/V/°C typ External clock. Drift ±1.3 nA/V/°C typ Internal clock. Normal Mode Rejection2 Same as for analog inputs Common-Mode Rejection 100 dB typ Reference Detect Levels 0.3 V min 0.6 V max TEMPERATURE SENSOR Accuracy ±2 °C typ Applies after user calibration at 25°C. Sensitivity 2815 Codes/°C typ Bipolar mode. BRIDGE POWER-DOWN SWITCH RON 10 Ω max Allowable Current2 30 mA max Continuous current. BURNOUT CURRENTS AIN Current 500 nA nom Analog inputs must be buffered and chop disabled. DIGITAL OUTPUTS (P0 to P3) Output High Voltage, VOH AVDD − 0.6 V min AVDD = 3 V, ISOURCE = 100 μA. Output Low Voltage, VOL 0.4 V max AVDD = 3 V, ISINK = 100 μA. Output High Voltage, VOH 4 V min AVDD = 5 V, ISOURCE = 200 μA. Output Low Voltage, VOL 0.4 V max AVDD = 5 V, ISINK = 800 μA. Floating-State Leakage Current2 ±100 nA max Floating-State Output 10 pF typ Capacitance INTERNAL/EXTERNAL CLOCK Internal Clock Frequency 4.92 ± 4% MHz min/max Duty Cycle 50:50 % typ External Clock/Crystal Frequency 4.9152 MHz nom 2.4576/5.12 MHz min/max Input Low Voltage VINL 0.8 V max DVDD = 5 V. 0.4 V max DVDD = 3 V. Input High Voltage, VINH 2.5 V min DVDD = 3 V. 3.5 V min DVDD = 5 V. Input Current ±10 μA max LOGIC INPUTS Input High Voltage, V 2 INH 2 V min Input Low Voltage, V 2 INL 0.8 V max Hysteresis2 0.1/0.25 V min/V max Input Currents ±10 μA max LOGIC OUTPUT (DOUT/RDY) Output High Voltage, V 2 OH DVDD − 0.6 V min DVDD = 3 V, ISOURCE = 100 μA. Output Low Voltage, V 2 OL 0.4 V max DVDD = 3 V, ISINK = 100 μA. Output High Voltage, V 2 OH 4 V min DVDD = 5 V, ISOURCE = 200 μA. Output Low Voltage, V 2 OL 0.4 V max DVDD = 5 V, ISINK = 1.6 mA. Floating-State Leakage Current ±10 μA max Floating-State Output 10 pF typ Capacitance Data Output Coding Offset binary Rev. A | Page 5 of 40 Document Outline FEATURES INTERFACE APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS CIRCUIT AND TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS RMS NOISE AND RESOLUTION SINC4 CHOP DISABLED SINC3 CHOP DISABLED SINC4 CHOP ENABLED SINC3 CHOP ENABLED ON-CHIP REGISTERS COMMUNICATIONS REGISTER STATUS REGISTER MODE REGISTER CONFIGURATION REGISTER DATA REGISTER ID REGISTER GPOCON REGISTER OFFSET REGISTER FULL-SCALE REGISTER ADC CIRCUIT INFORMATION OVERVIEW FILTER, OUTPUT DATA RATE, AND SETTLING TIME Chop Disabled Chop Enabled 50 Hz/60Hz Rejection Zero Latency Channel Sequencer Single Conversion Mode Continuous Conversion Mode Continuous Read CIRCUIT DESCRIPTION ANALOG INPUT CHANNEL PROGRAMMABLE GAIN ARRAY (PGA) BIPOLAR/UNIPOLAR CONFIGURATION DATA OUTPUT CODING CLOCK BURNOUT CURRENTS REFERENCE REFERENCE DETECT RESET SYSTEM SYNCHRONIZATION TEMPERATURE SENSOR BRIDGE POWER-DOWN SWITCH LOGIC OUTPUTS ENABLE PARITY CALIBRATION GROUNDING AND LAYOUT APPLICATIONS INFORMATION WEIGH SCALES OUTLINE DIMENSIONS ORDERING GUIDE