Datasheet AD7352 (Analog Devices) - 4

制造商Analog Devices
描述Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
页数 / 页21 / 4 — Data Sheet. AD7352. SPECIFICATIONS. Table 2. Parameter. Min. Typ. Max. …
修订版B
文件格式/大小PDF / 521 Kb
文件语言英语

Data Sheet. AD7352. SPECIFICATIONS. Table 2. Parameter. Min. Typ. Max. Unit. Test Conditions/Comments

Data Sheet AD7352 SPECIFICATIONS Table 2 Parameter Min Typ Max Unit Test Conditions/Comments

该数据表的模型线

文件文字版本

link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
Data Sheet AD7352 SPECIFICATIONS
V 1 DD = 2.5 V ± 10%, VDRIVE = 2.25 V to 3.6 V, internal reference = 2.048 V, fSCLK = 48 MHz, fSAMPLE = 3 MSPS, TA = TMIN to TMAX , unless otherwise noted.
Table 2. Parameter Min Typ Max Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 1 MHz sine wave Signal-to-Noise Ratio (SNR)2 70 71.5 dB Signal-to-(Noise and Distortion) (SINAD)2 69.5 71 dB Total Harmonic Distortion (THD)2 −84 −77.5 dB Spurious Free Dynamic Range (SFDR)2 −85 −78.5 dB Intermodulation Distortion (IMD)2 fa = 1 MHz + 50 kHz, fb = 1 MHz − 50 KHz Second-Order Terms −84 dB Third-Order Terms −76 dB ADC-to-ADC Isolation2 −100 dB fIN = 1 MHz, fNOISE = 100 kHz to 2.5 MHz CMRR2 −100 dB fNOISE = 100 kHz to 2.5 MHz SAMPLE AND HOLD Aperture Delay 3.5 ns Aperture Delay Match 40 ps Aperture Jitter 16 ps Full Power Bandwidth @ 3 dB 110 MHz @ 0.1 dB 77 MHz DC ACCURACY Resolution 12 Bits Integral Nonlinearity (INL)2 ±0.4 ±1 LSB Differential Nonlinearity (DNL)2 ±0.5 ±0.99 LSB Guaranteed no missed codes to 12 bits Positive Full-Scale Error2 ±1 ±6 LSB Positive Full-Scale Error Match2 ±2 ±8 LSB Midscale Error2 +5 0/+11 LSB Midscale Error Match2 ±2 ±8 LSB Negative Ful -Scale Error2 ±1 ±6 LSB Negative Ful -Scale Error Match2 ±2 ±8 LSB ANALOG INPUT Ful y Differential Input Range (VIN+ and VIN−) VCM ± VREF/2 V VCM = common-mode voltage, VIN+ and VIN− must remain within GND and VDD Common-Mode Voltage Range 0.5 1.9 V The voltage around which VIN+ and VIN− are centered DC Leakage Current ±0.5 ±5 μA Input Capacitance 32 pF When in track mode 8 pF When in hold mode REFERENCE INPUT/OUTPUT VREF Input Voltage Range 2.048 + 0.1 VDD V VREF Input Current 0.3 0.45 mA When in reference overdrive mode VREF Output Voltage 2.038 2.058 V 2.048 V ± 0.5% max @ VDD = 2.5 V ± 5% 2.043 2.053 V 2.048 V ± 0.25% max @ VDD = 2.5 V ± 5% and 25°C VREF Temperature Coefficient 6 20 ppm/°C VREF Long Term Stability 100 ppm For 1000 hours VREF Thermal Hysteresis2 50 ppm VREF Noise 60 μV rms VREF Output Impedance 1 Ω Rev. B | Page 3 of 20 Document Outline Features Applications Functional Block Diagram General Description Product Highlights Table of Contents Revision History Specifications Timing Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Circuit Information Converter Operation Analog Input Structure Analog Inputs Driving Differential Inputs Differential Amplifier Op Amp Pair Voltage Reference ADC Transfer Function Modes of Operation Normal Mode Partial Power-Down Mode Full Power-Down Mode Power-Up Times Power vs. Throughput Rate Serial Interface Application Hints Grounding and Layout Evaluating the AD7352 Performance Outline Dimensions Ordering Guide