Datasheet AD9445 (Analog Devices) - 6

制造商Analog Devices
描述14-Bit, 105 MSPS / 125 MSPS A/D Converter
页数 / 页41 / 6 — AD9445. AD9445BSVZ-105 AD9445BSVZ-125. Parameter Temp. Min Typ Max Min …
文件格式/大小PDF / 810 Kb
文件语言英语

AD9445. AD9445BSVZ-105 AD9445BSVZ-125. Parameter Temp. Min Typ Max Min Typ Max. Unit

AD9445 AD9445BSVZ-105 AD9445BSVZ-125 Parameter Temp Min Typ Max Min Typ Max Unit

该数据表的模型线

文件文字版本

link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD9445 AD9445BSVZ-105 AD9445BSVZ-125 Parameter Temp Min Typ Max Min Typ Max Unit
SPURIOUS-FREE DYNAMIC RANGE (SFDR, Second or Third Harmonic) fIN = 10 MHz 25°C 95 95 dBc fIN = 30 MHz 25°C 84 92 85 94 dBc Full 83 82 dBc fIN = 170 MHz 25°C 82 94 80 91 dBc fIN = 225 MHz1 25°C 76 87 83 88 dBc Full 75 75 dBc fIN = 300 MHz2 25°C 76 87 75 87 dBc fIN = 400 MHz2 25°C 75 73 dBc fIN = 450 MHz2 25°C 70 69 dBc fIN = 10 MHz (3.2 V p-p Input) 25°C 92 92 dBc fIN = 30 MHz (3.2 V p-p Input) 25°C 88 91 dBc fIN = 170 MHz (3.2 V p-p Input) 25°C 86 86 dBc fIN = 225 MHz (3.2 V p-p Input)1 25°C 81 80 dBc fIN = 300 MHz (3.2 V p-p Input)2 25°C 77 76 dBc WORST SPUR EXCLUDING SECOND OR THIRD HARMONICS fIN = 10 MHz 25°C −97 −97 dBc fIN = 30 MHz 25°C −99 −90 −98 −89 dBc Full −90 −88 dBc fIN = 170 MHz 25°C −99 −92 −93 −85 dBc fIN = 225 MHz1 25°C −94 −88 −94 −84 dBc Full −86 −80 dBc fIN = 300 MHz2 25°C −97 −90 −92 −82 dBc fIN = 400 MHz2 25°C −93 −93 dBc fIN = 450 MHz2 25°C −82 −87 dBc fIN = 10 MHz (3.2 V p-p Input) 25°C −97 −95 dBc fIN = 30 MHz (3.2 V p-p Input) 25°C −97 −95 dBc fIN = 170 MHz (3.2 V p-p Input) 25°C −97 −95 dBc fIN = 225 MHz (3.2 V p-p Input)1 25°C −95 −94 dBc fIN = 300 MHz (3.2 V p-p Input)2 25°C −93 −91 dBc TWO-TONE SFDR fIN = 30.3 MHz @ −7 dBFS, 25°C 102 102 dBFS 31.3 MHz @ −7 dBFS fIN = 170.3 MHz @ −7 dBFS, 25°C 92 91 dBFS 171.3 MHz @ −7 dBFS ANALOG BANDWIDTH Full 615 615 MHz 1 RF ENABLE = low (AGND ) for AD9445-105; RF ENABLE = high (AVDD1) for AD9445-125. 2 RF ENABLE = high (AVDD1). Rev. 0 | Page 5 of 40 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TERMINOLOGY PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ANALOG INPUT AND REFERENCE OVERVIEW Internal Reference Connection Internal Reference Trim External Reference Operation Analog Inputs High IF Applications CLOCK INPUT CONSIDERATIONS Jitter Considerations POWER CONSIDERATIONS DIGITAL OUTPUTS LVDS Mode CMOS Mode TIMING OPERATIONAL MODE SELECTION Data Format Select Output Mode Select Duty Cycle Stabilizer RF ENABLE EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE